Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 33A Issue 5
- /
- Pages.155-164
- /
- 1996
- /
- 1016-135X(pISSN)
Multithread video coding processor for the videophone
동영상 전화기용 다중 스레드 비디오 코딩 프로세서
Abstract
The architecture of a programmable video codec IC is described that employs multiple vector processors in a single chip. The vector processors operate in parallel and communicate with one another through on-chip shared memories. A single scalar control processor schedules each vector processor independently to achieve real-tiem video coding with special vector instructions. With programmable interconnection buses, the proposed architecture performs multi-processing of tasks and data in video coding. Therefore, it can provide good parallelism as well as good programmability. especially, it can operate multithread video coding, which processes several independent image sequences simultaneously. We explain its scheduling, multithred video coding, and vector processor architectures. We implemented a prototype video codec with a 0.8um CMOS cell-based technology for the multi-standard videophone. This codec can execute video encoding and decoding simultaneously for the QCIF image at a frame rate of 30Hz.
Keywords