전자공학회논문지A (Journal of the Korean Institute of Telematics and Electronics A)
- 제32A권1호
- /
- Pages.138-145
- /
- 1995
- /
- 1016-135X(pISSN)
옵셋전압을 저감시킨 실리콘 바이폴라 홀 IC 설계
Design of HALL effect integrated circuit with reduced wolgate offset in silicon bipolar technology
초록
The offset voltage in silicon Hall plates is mainly caused by stress and strain in package, and by alignment in process. The offset voltage is appeared random for condition change with time in the factory, is non-linearly changed with temperature. In this paper proposed new method of design of Hall IC, and methematicaly proved relation layout of chip of 90
키워드