메모리 비용 최소화를 위한 데이타패스 합성 시스템의 설계

Design of a Datapath Synthesis System for Minimization of Multiport Memory Cost

  • 이해동 (서강대학교 전자공학과 CAD 및 Computer System 연구실) ;
  • 황선영 (서강대학교 전자공학과 CAD 및 Computer System 연구실)
  • 발행 : 1995.10.01

초록

In this paper, we present a high-level synthesis system that generates area-efficient RT-level datapaths with multiport memories. The proposed scheduling algorithm assigns an operation to a specific control step such that maximal sharing of functional units can be achieved with minimal number of memory ports, while satisfying given constraints. We propose a measure of multiport memory cost, MAV (Multiple Access Variable) which is defined as a variable accessed at several control steps , and overall memory cost is reduced by equally distributing the MAVs throughout all the control steps. Experimental results show the effectiveness of the proposed algorithm. When compared with previous approaches for several benchmarks available from literature, the proposed algorithm generates the datapaths with less memory modules and interconnection structures by reflecting the memory cost in the scheduling process.

키워드