참고문헌
- International Conf. on Parallel Processing Efficient Mapping for Multidimensional systolic Arrays using Flexible buffer Structures Augustine,F.;Varadarajan,R.
- Journal of parallel and distributed computing v.7 The SDEF programming system Bradlley,R.E.;Cappello,P.R.
- Proc. of 2nd International Symp. on VLSI Technology, Systems, and Applications Synthesizing Systolic Designs Chen,M.C.
- IEEE international Conf. on ASSP Matrix Methods for the Design and Analysis of Recurrent Algorithms for Muti-Purpose Systolic Arrays Dowling,E.M.;Taylor,F.J.
- Computer v.20 no.7 Systolic Array-from Concept to Implementation Fortes,J.A.B.;Wah,B.W.
- Proc. of International Conf. on Parallel Processing Systemetic Approaches to the Design of Algorithmically Specified Systolic Arrays Fortes,J.A.B.;Fu,K.S.;Wah,B.W.
- International Conf. on Systolic Arrays A CHDL-Based CAD System for The Synthesis of Systolic Architecture Hartenstein,R.W.;Lemmert,K.
- Motif Programming Mannual Heller,D.
- Journal of ACM v.14 no.3 The organization of computations for uniform recurrence equations Karp,R.M.;Miller,R.E.;Winograd,S.
- Proc. of International conf. on Parallel Processing Optimal Designs of Linear Flow Systolic Architectures Kothari,S.C.;Gannett,E.;Oh,H.
- Workshop on Interconnection Networks for Parallel and Distributed processing Transforming algorithms for single-stage and VLSI architectures Kuhn,R.H.
- Sparse Matrix Proceedings SIAM Systolic Arrays(for VLSI) Kung,H.T.;Leiserson,C.E.
- IEEE Computer v.15 no.1 Why systolic architectures? Kung,H.T.
- CALTECH Conf. on VLSI Let's Design Algorithms for VLSI Systems Kung,H.T.
- VLSI Array Processors Kung,S.Y.
- VLSI Signal Processing III A VLSI Array Compiler System(VACS) for Array Design Kung,S.Y.;Jean,S.N.
- IEEE Trans. on Computers v.37 no.12 Synthesizing Linear Array Algorithms from Nested For Loop Algorithms Lee,P.;Kedem,Z.M.
- IEEE Trans. on parallel and distributed systems v.1 no.1 Mapping Nested Loop algorithms into MultiDimensional Systolic Arrays Lee,P.;Kedem,Z.M.
- IEEE Trans. on Computers v.c-34 no.1 The Design of Optimal Systolic Arrays Li,G.J.;Wah,B.W.
- Computing v.32 Spacetime representations of computational structures Miranker,W.L.;Winkler,A.
- IEEE Trans. on Computers v.C-31 On the Analysis and Synthesis of VLSI algorithms Moldovan,D.I.
- Proc. of The IEEE v.71 On the design of algorithms for VLSI systolic arrays Moldovan,D.I.
- IEEE Trans. Computer-Aided Design v.CAD-6 ADVIS: A Software package for the design of systolic arrays Moldovan,D.I.
- Proc. of 11th Annual Symp. on Computer Architecture Automatic synthesis of systolic arrays from Uniform Recurrent Equations Quinton,P.
- Ph. D. thesis, Stanford University Regular Iterative Algorithm and Their Implementations on Processor Arrays Rao,S.K.
- SPIE, Highly Parallel Signal Processing Architectures v.614 What is a Systolic Algorithm? Rao,S.K.;Kaiath,T.
- IEEE Trans. on Parallel and Distributed Systems v.3 no.3 On Time Mapping of Uniform DePendence Algorithms into Lower Dimensional Processor Arrays Shang,W.;Fortes,J.A.B.
- Computational Aspects of VLSI Ulman,J.D.
- PH. D. thesis, Rensselaer Polytechnic Institute A Systolic Array Design Methodology for Sequential Loop Algorithms Yoo,K.Y.
- VLSI Signal Processing IV Bounds on the number of linear allocation function Zhong,X.;Wong,I.;Rajopadhye,S.V.