ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

Performance Study of Packet Switching Multistage Interconnection Networks

  • Published : 1994.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper provides a performance study of multistage interconnection networks in packet switching environment. In comparison to earlier work, the model is more extensive - it includes several parameters such as multiple-packet messages, variable buffer size, and wait delay at a source. The model is also uniformly applied to several representative networks and thus provides a basis for fair comparison as well as selection of optimal values for parameters. The complexity of the model required use of simulation. However, a partial analytical model is provided to measure the congestion in a network.

Keywords

References

  1. IEEE Trans. on Computer v.C-30 no.10 Performance of processor-memory in-terconnections for multiprocessors Patel, J.H.
  2. IEEE Trans. on Computer v.C-26 no.5 The indirect binary n-cube microprocessor array Pease, M.C.
  3. IEEE Trans. on Computer v.C-24 no.12 Access and alignment of data in an array processor Lawrie, D.H.
  4. Proc. Int'l Conf. Parallel Processing Performance analysis of a redundant path interconnection networks Varma, A.;Raghavendra, C.S.
  5. IEEE Trans. on Computer v.37 no.5 The Kappa network with fault-tolerant destination tag algorithm Kothari, S.C.;Prabhu, G.M.;Roberts, R.
  6. Journal of Parallel and Distributed Computing v.5 no.2 Multipath network with cross link Kothari, S.C.;Prabhu, G.M.;Roberts, R.
  7. IEEE Trans. on Computer v.C-30 no.4 Analysis and simulation of buffered Delta networks Dias, D.M.;Jump, J.R.
  8. Proc. Int'l Conf. Parallel Processing Performance study of multiple-packet multistage cube networks and comparison to circuit switching Davis, N.J. IV;Siegel, H.J.
  9. IEEE Trans. on Computer v.39 no.3 Performance analysis of multibuffered packet-wwitching networks in multiprocessor systems Yoon, H.;Lee, Y.;Liu, M.T.
  10. 9-th Int'l Symp. Computer Architecture The Gamma network: a multiprocessor interconnection net-work with redundant paths Parker, D.S.;Raghavendra, C.S.
  11. Telecommunication Networks: Protocols Schwartz, M.
  12. Design of multipath multistage interconnection networks and performance study of multiple-packet switching networks Kim, J.
  13. IEEE Computer v.14 no.12 Packet switching interconnection networks for modular systems Dias, D.M.;Jump, J.R.
  14. IEEE Trans. on Computer v.32 no.12 The Performance of multistage interconnection networks for multiprocessors Kruskal, C.P.;Snir, M.
  15. Computer v.14 no.12 The multistage cube: a versatile interconnection network Siegel, H.J.;McMillen, R.J.