Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 30A Issue 6
- /
- Pages.49-57
- /
- 1993
- /
- 1016-135X(pISSN)
Design of a Pipelined Datapath Synthesis System for Digital Signal Processing
디지털 신호처리를 위한 파이프라인 데이터패스 합성 시스템의 설계
Abstract
In the paper, we describe the design of a pipelined datapath synthesis system for DSP applications. Taking SFG (Signal Flow Graph) in schematic as inputs, the system generates pipelined datapaths automatically through scheduling and module allocation processes. For efficient hardware synthesis, scheduling and module allocation algorithms are proposed. The proposed scheduling algorithm is of iterative/constructive nature, where the measure of equi-distribution of operations to partitions is adopted as the objective function. Module allocation is performed to reduce the interconnection cost from the initial allocation. In the experiment, we compare the results with those of other systems and show the effectiveness of the proposed algorithms.
Keywords