Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 28A Issue 5
- /
- Pages.387-397
- /
- 1991
- /
- 1016-135X(pISSN)
Fanout Constrained Logic Synthesis
Fanout 제약 조건하의 논리 회로 합성
Abstract
This paper presents the design and implementation of a performance-driven logic synthesis system that automatically generates circuits satisfying the given timing and fanout constraints in minimal silicon area. After performing technology independent and dependent optimization, the system identifies and resynthesizes the gates with large loading delay due to excessive fanouts to eliminate the critical path. Experimental results for MCNC benchmark circuits show that proposed system generates the circuits with less delay by up to 20%.
Keywords