대한전자공학회논문지 (Journal of the Korean Institute of Telematics and Electronics)
- 제25권6호
- /
- Pages.637-646
- /
- 1988
- /
- 1016-135X(pISSN)
제조 공정상 랜덤 특성을 고려한 IC 최악조건 해석
IC Worst Case Analysis Considered Random Fluctuations on Fabrication Process
초록
The CMOS physical parameters are extracted using by processing models in fabrication steps, processing parameters, fabrication disturbances, control parameters. Statistical CMOS process and device simulator is proposed to evaluate the effect of inherent fluctuations in IC fabrication. Using this simulator, we perform worst case analysis in terms of statistically independent disturbances and compare this proposed method to Monte Carlo method, previous Worst Case method. And simulation results with this proposed method are more accurate than the past worst case analysis. This package is written in C language and runs on a IBM PC AT(OPUS).
키워드