

**ON Semiconductor**<sup>®</sup>

# NCP51705 Fully Integrated Low Side SiC Driver

**Technical Presentation** Jan-2018

> ON **ON Semiconductor**

### NCP51705 – 6A SiC MOSFET Fully integrated Gate Driver

#### Value Proposition

\rm Confidential

The NCP51705 driver is designed to primarily drive SiC MOSFET transistors. For the lowest possible conduction losses, the driver is capable to deliver the maximum allowable gate voltage to the SiC MOSFET device. For improved reliability, dV/dt immunity and even faster turnoff, the NCP51705 can utilize its on-board charge pump to generate a user selectable negative voltage rail.

#### **Unique Features**

- · Adjustable, on-board regulated negative charge pump
- Negative voltage drive for fast turn-off (same as above)
- 5V Reference/Bias Rail
- Adjustable UVLO levels

#### **Other Features**

- High peak output current 6A
- · Extended positive voltage rating for efficient SiC MOSFET operation during the conduction period

**Benefits** 

extra DC/DC

· Can work with diff SiC FET's

- Thermal shutdown funct on
- DESAT detection for short circuit protection
- Inverting/Non-inverting Input

#### Market & Applications

- Industrial Inverters, Motor drives
- High Performance PFC, AC/DC & DC/DC Converters



**ON Semiconductor**<sup>®</sup>





- P<sub>COND</sub> is about 3 times higher @14V!
- > START voltage has a fixed 1V hysteresis
  - Minimum operating voltage (V<sub>(START)</sub> -1V) determines worst case thermal conditions



**ON Semiconductor®** 

Confidential

# NCP51705 Driver – Thermal Considerations

- NCP51705 has four major power loss sources:
  - Output stage losses associated to driving the external SiC MOSFET
  - Linear regulator between VDD and V5V output – external load
  - Linear regulator between VDD and VCH
    output
  - Charge pump switches
- If thermally limited, disable charge pump and use external negative bias
- NCP51705 has a thermally enhanced package:
  - Bottom pad is not PGND!

#### $\approx$ JVSET DESAT svbb QQA ADD VDD 15V 24 23 23 23 21 21 20 20 OUTSRO IN 1 18 ١N OUTSRO 17 Controller 2 XEN GND 16 3 NCP51705 SGND (Top View) PGND 15 4 VEESET OUTSNK 14 5 VCH OUTSNI 13 6 7 9 12 VEESET=SGND → OFF VEESET=OPEN → -3.5V VEESET=V5V → -5V VEESET=SVDD → -8V ů ΰ GND VEE VEE

# NCP51705 Driver Implementation – VEE

🜔 Confidential

- NCP51705 has an inverting, regulating charge pump:
  - VEE is independent of load
  - Fully integrated switches
  - Discrete steps adjustable VEE
    - V<sub>VEESET</sub> =SGND; charge pump is disabled; VEE pins must be connected to PGND
    - V<sub>VEESET</sub> =N/C (floating) VEE = -3V;
    - V<sub>VEESET</sub> =V5V; VEE = -5V;
    - V<sub>VEESET</sub> =SVDD; VEE = -8V
- When the charge pump is disabled the driver power dissipation is greatly reduced
   → helps at high frequency



018

Confidential

ÔN

ON

**ON Semiconductor®** 



## NCP51705 Driver Implementation – OUT pins

- > NCP51705 a split output stage:
  - independent turn-on and turn-off speed adjustment by external R
  - Low source/sink impedance;  $R_{OUT} = \sim 5\Omega \text{ (max.)}$
  - 1 pull-up device
  - 2 pull down devices fired 40ns part
- ➢ High peak current capability (+/- 6A)
- High frequency operation up to 500 kHz
  - High Q<sub>G</sub> combined with high frequency might yield a thermally limited design → disable charge pump to extend frequency range



ÔN

**ON Semiconductor®** 

Confidential

# **NCP51705 Driver Implementation – DESAT**

#### NCP51705 DESAT functionality:

- DESAT sense is blanked during the offtime and the first 500ns of the on-time
- During blanking the DESAT pin is pulled to GND by an internal switch.
- DESAT to OUT delay is estimated to be ~50ns
- DESAT protection is not an accurate protection due to blocking diode and R<sub>DSON</sub> characteristics
- Threshold is 7.5V at the pin; V<sub>DS</sub> trip point can be adjusted by the voltage drop across R – D combination.



## Operating Waveforms (1/6) - Startup



#### Notable:

- UVLO is edge triggered; first pulse is guaranteed to be a full pulse
- Negative bias is generated from
  VDD and monitored for sufficient
  level before operation is enabled

ÔN

**ON Semiconductor®** 



Confidential

A

## Operating Waveforms (2/6) – Shut down Notable: VDD (J21) VEESET (JIS) Clean last pulse > No glitches after UVLO is activated <u>VEE (J34)</u> Internal hysteresis is ~1V (fixed) OUT(J23) -82.8 ms Trigger D.0 ms/div Normal Tbase Confidential ON **ON Semiconductor®** Operating Waveforms (3/6) – Power Cycling Notable: Clean ON – OFF cycles C3 Timebase 19.6 ms Trigger 💮 Confidential ON

**ON Semiconductor®** 

### Operating Waveforms (4/6) – Power Consumption





#### Notable:

- Turn-On propagation delay: ~19ns; Output rise time: ~5ns (load is 1nF)
- Turn-Off propagation delay: ~21ns; Output fall time: ~5ns (load is 1nF)



ON

**ON Semiconductor®** 

### Operating Waveforms (6/6) – DESAT Protection





- Up to 900V input, 100W, 24V output auxiliary power supply
  - QR flyback
- > Up to 400kHz switching frequency
- Fully operational with external power supply for control circuit

ON

**ON Semiconductor®** 

Working on board further optimization

# Applications – Isolated Half-Bride Concept

- High power applications prefer isolated drivers for both, the high side and the low side.
- > Must use 2 digital isolator devices .
- Cross conduction prevention, dead time adjustment, fault management must be implemented in the digital domain.
- In most cases temperature sensing and thermal management are also done by the digital controller.





Confidential

ON Semiconductor®

### **Customer Evaluation Board**



