

# HEVC

e-mail : kkkh89@hotmail.com, kkryoo@hanbat.ac.kr

## A Hardware Design of High Performance HEVC Multi-mode Transform


Ki-Hyun Kim, Seung-Yong Shin, Kwang-Ki Ryoo

Dept. of Information and Communication, Graduate School of Hanbat National University



HEVC 4 TU (4x4, 8x8, 16x16, 32x32)  
 TU  
 4x4, 8x8, 16x16, 32x32 TU 가  
 35cycle TSMC 180nm CMOS  
 4k(3840x2160)@30Hz 400MHz 159k  
 , 10-Gpels/cycle

1. UHDTV(Ultra High Definition TV) 가 가 , 가 ITU-T(International Telecommunication Union Telecommunication Standardization Sector) ISO/IEC MPEG(Moving Picture Experts Group) JVT HEVC(High Efficiency Video Coding) HEVC , H.264/AVC 2~4 가 가 1 HEVC [1].
2. HEVC HEVC PU 4x4~32x32 TU TU . TU 가 Chen's fast DCT 가 가 [2].

HEVC PU(Prediction Unit) 4 TU(Transform Unit) (4x4, 8x8, 16x16, 32x32) HEVC TU 4 TSMC 180nm CMOS HEVC 4k(3840x2160)@30fps 400MHz , 214k .



( 1) HEVC



3. HEVC

HEVC

Chen's fast DCT

4x4~16x16 TU

32x32 TU



TU 6 1

HEVC

4

< 1 >

| Coefficient | Shift & Adder      |
|-------------|--------------------|
| 64          | <<6                |
| 80          | <<6 <<4            |
| 88          | <<6 <<4 <<3        |
| 89          | <<6 <<4 <<3 +1     |
| 90          | <<6 <<4 <<3 <<1    |
| 87          | <<6 <<4 <<2 <<1 +1 |
| 85          | <<6 <<4 <<2 +1     |
| 82          | <<6 <<4 <<1        |
| 83          | <<6 <<4 <<1 _1     |
| 78          | <<6 <<3 <<2 <<1    |
| 75          | <<6 <<3 <<1 +1     |
| 73          | <<6 <<3 +1         |
| 70          | <<6 <<2 <<1        |
| 67          | <<6 <<1 +1         |
| 61          | <<5 <<4 <<3 <<2 +1 |
| 57          | <<5 <<4 <<3 +1     |
| 54          | <<5 <<4 <<2 <<1    |
| 50          | <<5 <<4 <<1        |
| 46          | <<5 <<3 <<2 <<1    |
| 43          | <<5 <<3 <<1 +1     |
| 36          | <<5 <<2            |
| 38          | <<5 <<2 <<1        |
| 31          | <<4 <<3 <<2 <<1 +1 |
| 25          | <<4 <<3 +1         |
| 22          | <<4 <<2 <<1        |
| 18          | <<4 <<1            |
| 13          | <<3 <<2 +1         |
| 9           | <<3 +1             |
| 4           | <<2                |



<<4, <<3, <<2, <<1 1 6 <<6, <<5, +1


3

4. HEVC

HM-10.0rc1

[3]. HM-10.0rc1

IDEC                      synopsys              Design Compiler  
 TSMC 180nm CMOS  
 , 4k(3840x2160)@30fps  
 400MHz                      214k  
 2  
 3~4                      10



( 5) IC Compiler

< 2>

| Architecture                | Fan[4]                            | Chen[5]                             | Proposed                                       |
|-----------------------------|-----------------------------------|-------------------------------------|--|
| Technology                  | 180nm                             | 180nm                               | 180nm  |
| Max. frequency              | 125MHz                            | 250MHz                              | 400MHz   |
| Gate Counts                 | 95.1k                             | 56.4k                               | 214k   |
| Max. throughput (pels/cyle) | 1000M                             | 1-G                                 | 10-G   |
| Functions                   | HEVC<br>4x4/8x8<br>2-D<br>Inverse | H.264/AVC<br>4x4/8x8<br>2-D Inverse | HEVC<br>4x4/8x8/<br>16x16/32x32<br>2-D Forward |

3                      가 1D                      , 32x32  
 TU                      1  
 가                      TU

< 3>                      TU                      1D

| TU    |     |    |
|-------|-----|----|
| 4x4   | 512 | 35 |
| 8x8   | 256 | 35 |
| 16x16 | 128 | 35 |
| 32x32 | 32  | 35 |

TU                      가                      , 32x32  
 32                      , 16x16                      TU                      128                      ,  
 8x8                      TU                      256                      , 4x4                      TU  
 512                      .                      TU  
 35  
 5                      Synopsys                      IC Compiler

5.

HEVC                      4  
 TU                      (4x4, 8x8, 16x16, 32x32)                      ,  
 TU                      35                      HEVC  
 214k                      3~4  
 10-Gpels/cycle                      10  
 가  
 400MHz

ETRI SW-SoC                      R&BD

[1] W. H. Chen, C. H. Smith, and S. Fralick, "A fast computational algorithm for the discrete cosine transform," Communications, IEEE Transactions on 25.9, pp. 1004-1009, 1997.  
 [2] B. Bross. et. al, "High Efficiency Video Coding (HEVC) text specification draft 9," Shanghai, Oct. 2012.Document JCTVC-K1003.  
 [3] "HM10: High efficiency video coding HEVC test model 10"(https://hevc.hhi.fraunhofer.de/svn/svn\_HEVCSoftware/tags/HM-10.1rc1/)  
 [4] C.-P. Fan, C.-H. Fang, C.-W.Chang, and S.-J. Hsu, "Fast multiple inverse transforms with low-cost hardware sharing design for multistandard video decoding," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 8, pp. 517-521, Aug. 2011.  
 [5] Y.-H. Chen, T.-Y. Chang, and C.-W. Lu, "A low-cost and high-throughput architecture for H.264/AVC integer

transform by using four computation streams,” in Proc. IEEE Int. Symp. Integr. Circuits, pp. 380-383, Dec. 2011.