
Information Technology System-on-Chip

Chun-Myoung Park*

*Dept. of Computer Eng., CAST, Chungju National University

정보기술 시스템온칩

박춘명*

*충주대학교 첨단과학기술대학 컴퓨터공학과

E-mail : cmpark@cju.ac.kr

ABSTRACT

This paper presented a method constructing the IISoC(Information Technology System-on-Chip). In order to implement the IISoC, designers are increasing relying on reuse of intellectual property(IP) blocks. Since IP blocks are pre-designed and pre-verified, the designer can concentrate on the complete system without having to worry about the correctness or performance of the individual components. Also, embedded core in an IISoC access mechanisms are required to test them at the system level. That is the goal, in theory. In practice, assembling an IISoC using IP blocks is still an error-prone, labor-intensive and time-consuming process. This paper discuss the main challenge in IISoC designs using IP blocks and elaborates on the methodology and tools being put in place for addressing the problem. It explains IISoC architecture and gives algorithmic details on the high-level tools being developed for IISoC design.

요 약

본 논문에서는 정보기술 시스템온칩을 구성하는 방법을 제안하였다. 시스템온칩을 구현하기 위해 설계자는 IP의 재사용을 염두해 두어야 한다. IP 블록은 미리 설계되어지고 검증되기 때문에 설계자는 개별 부품의 올바름과 수행에 대해 걱정을 하지 않아도 된다. 또한, 정보기술 시스템온칩의 임베디드된 코어는 시스템 레벨의 테스트 메카니즘을 호출하여 사용한다. 실제에 있어, IP 블록을 사용하여 조립할 때 아직까지는 error-prone, labor-intensive, time-consuming 과정을 사용한다. 본 논문에서는 시스템온칩 설계자가 IP 블록과 툴을 사용하는 것에 초점을 맞추었다.

키워드

Information Technology, System-on Chip, IP block

1. Introduction

Embedded system^[1-4] are now widespread in large information technology system-on-a-chip(IISoC)^[5] designs]. However, since embedded cores not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. The design of the test access architecture is especially important for the system designer/integrator, which is being

developed for embedded core testing. A test access architecture, also referred to as a test access mechanism, provides means for on-chip test data transport. It can be used to transport test patterns from a pattern source to a core-under-test, and transport test responses from a core-under-test to a response monitor. A number of test access architectures have been proposed in the literature^[6]. In order to reduce test cost, the testing time for a core-based system should be minimized by adopting an

appropriate test access architecture. Today's market reality in VLSI design is characterized by : short time-to-market, large time-to-market is paramount, complexity and performance cannot be compromised, at the risk of reaching the market with an uncompetitive product. This demanding environment is forcing fundamental changes in the way VLSI systems are designed. The use of pre0designed IP blocks(henceforth called cores) for SoC design has become essential in order to build the required complexity in a short time-to-market.

II. IISoC Target Architecture

In the early stages of IISoC design, cores were designed with many different interfaces and communication protocols. In order to avoid this problem, standards for on-chip bus structures were developed. Currently there are a few publicly available bus architectures from leading manufactures. These bus architectures are usually tied to a processors architecture, such as PowerPC or the ARM. The cores provided by these manufactures are optimized to work with such bus architectures, thus requiring minimal extra interface logic. The cores are predesigned and preverified to work with the Connect bus architecture and protocols, thus allowing for reuse from chip to chip. Fig. 1 illustrates a connect-based IISoC. Although the cores are designed to interface with the buses almost directly, the designer still has connect hundreds of pins and define the parameters for all cores.

III. Interconnection Engine

Properties are used for establishing correspondence between a virtual pin and the real pins with similar functionality, as well as for matching up real pins in different components. By comparing properties on pins the tool can decide whether the functionality of as real pin falls within the functionality of a virtual pin. Since the complete IISoC may have hundreds to thousands of internal pins, these comparisons need to done very efficiently and in a general manner. Moreover, the algorithm needs to be able to handle not only exact matches but also overlapping sets(not exact

match).




Fig.1. IISoC using the CoreConnect bus architecture

참고문헌

- [1] E. J. Marinissen, Y. Zorian, R. Kapur, T. Taylor and L. Whetsel, "Towards a standard for embedded core test : an example," Proc. International Test Conference, pp.616-627,1999.
- [2] Edward A. Lee, "What's Ahead for Embedded Software?," IEEE Computer, September 2000, pp.18-26
- [3] Wayne Wolf, "What Is Embedded Computing?," IEEE Computer, pp 136-137, January, 2002.
- [4] Steve Furber, ARM System-on-chip Architecture, Addison-Wesley, 2000.
- [5] F. Beenker, B. Bennetts and L. Tijssen, testability Concepts for Digital ICs-the Macro Test Approach, Vol.3 of Frontiers in Electronic Testing, Kluwer Academic Publishers, Boston, 1995.
- [6] P. Varma and S. Bhatia, "A structured test re-use methodology core-based system chips," Proc. International Test Conference, pp.294-302, 1998.