고성능 PMOSFET을 위한 Ni-silicide와 p+ source/drain 사이의 barrier height 감소

공 선규, 장 잉잉, 박 기영, 이 세광, 종 준, 정 순연, 임 경연, 이 가원, 왕 진석, 이 희덕 충남대학교 공과대학 전자공학과

Reduction of Barrier Height between Ni-silicide and p+ source/drain for High Performance PMOSFET

Sun-Kyu Kong, Ying-Ying Zhang, Kee-Young Park, Shi-Guang Li, Zhun Zhong, Soon-Yen Jung, Kyoung-Yean Yim, Ga-Won Lee, Jin-Suk Wang and Hi-Deok Lee

Dept. of Electronics Engineering, Chungnam National University, Yuseong-Gu, Daejeon 305-764, Korea

Abstract: As the minimum feature size of semiconductor devices scales down to nano-scale regime, ultra shallow junction is highly necessary to suppress short channel effect. At the same time, Ni-silicide has attracted a lot of attention because silicide can improve device performance by reducing the parasitic resistance of source/drain region. Recently, further improvement of device performance by reducing silicide to source/drain region or tuning the work function of silicide closer to the band edge has been studied extensively. Rare earth elements, such as Er and Yb, and Pd or Pt elements are interesting for n-type and p-type devices, respectively, because work function of those materials is closer to the conduction and valance band, respectively.

In this paper, we increased the work function between Ni-silicide and source/drain by using Pd stacked structure (Pd/Ni/TiN) for high performance PMOSFET. We demonstrated that it is possible to control the barrier height of Ni-silicide by adjusting the thickness of Pd layer. Therefore, the Ni-silicide using the Pd stacked structure could be applied for high performance PMOSFET.

Key Words: Ni-silicide, Pd stacked structure, barrier height, high performance PMOSFET

감사의 글

본 논문은 한국 학술 진흥 재단 목적기초연구(과제:KRF ~2007-521-D00288)와 누리(NURI) 사업단의 지원 하에 이루어졌음.