Proceedings of the KIEE Conference (대한전기학회:학술대회논문집)
- 2008.07a
- /
- Pages.1959-1960
- /
- 2008
Internal Pattern Matching Algorithm of Logic Built In Self Test Structure
Logic Built In Self Test 구조의 내부 특성 패턴 매칭 알고리즘
- Jeon, Yu-Sung (School of Information&Communication Engineering, Sungkyunkwan University) ;
- Kim, In-Soo (School of Information&Communication Engineering, Sungkyunkwan University) ;
- Min, Hyoung-Bok (School of Information&Communication Engineering, Sungkyunkwan University)
- Published : 2008.07.16
Abstract
The Logic Built In Self Test (LBIST) technique is substantially applied in chip design in most many semiconductor company in despite of unavoidable overhead like an increase in dimension and time delay occurred as it used. Currently common LBIST software uses the MISR (Multiple Input Shift Register) However, it has many considerations like defining the X-value (Unknown Value), length and number of Scan Chain, Scan Chain and so on for analysis of result occurred in the process. So, to solve these problems, common LBIST software provides the solution method automated. Nevertheless, these problems haven't been solved automatically by Tri-state Bus in logic circuit yet. This paper studies the algorithm that it also suggest algorithm that reduce additional circuits and time delay as matching of pattern about 2-type circuits which are CUT(circuit Under Test) and additional circuits so that the designer can detect the wrong location in CUT: Circuit Under Test.
Keywords