# The study of the Asymmetrical Half-Bridge Converter With magnetic coupled post regulator 

Byeong-cheol Hyeon, Bo-Hyung Cho<br>School of Electrical Engineering and Computer Science<br>Seoul National Univ. \#043, San65-1, Sillim-dong, Gwanak-gu, Seoul, 151-744


#### Abstract

In this paper, a multiple-output converter using a coupledinductor is proposed. The Asymmetrical Half-Bridge Converter (AHBC), which is used as a master converter, obtains ZVS in the primary side switches. For the tight output voltage regulation of the slave output, the Secondary Side Post Regulator (SSPR) is adopted. The proposed magnetically coupled output filter inductor reduces the number of semi-conductor devices and magnetic components. Also, the circuit enables ZCS off switching in the SSPR MOSFET and rectifying diodes. The modes of operation which are caused by the coupled-inductor and post regulator are explained. The analyzed modes of operation of the proposed multiple-output converter are verified by the simulation and experimental results.


## 1. Introduction

As the analog and digital electronics become more complicated and advanced, they require several voltage sources in one electronics system. For the industrial demand, a number of $\mathrm{DC} / \mathrm{DC}$ converters are required in the system and these converters increase the overall system cost, size and complexity. To deal with these challenges, various multiple-output approaches have been proposed [1]-[3]. As the system requirement for each output regulation specification becomes tighter, the cross-regulation may not be feasible, especially for a wide varying load conditions. Therefore a post regulator scheme should be used in a multipleoutput converter to overcome the limitations of the crossregulation [4] [5].

In this paper, a post regulator scheme using a coupled-inductor, as shown in Fig.1, is proposed. It reduces the number of magnetic cores through the integration of the output inductor. The freewheeling diode in the conventional circuit is removed because the inductor (or switch) current became zero before $S_{3}$ turns off. By properly controlling the switch timing, the SSPR switch can achieve ZCS turn on and ZCS turn off through the fast current commutation in the transformer, $\mathrm{T}_{2}$, without effective duty loss. As a master power stage, the AHBC is used for its inherent soft switching in the MOSET and the clamped switch voltage as were described in [6]-[7].

## 2. Analysis of the proposed converter

### 2.1 The modes of operation

The operation of the proposed converter, shown in Fig.2, is analyzed. For the slave output regulation, a buck type with tailing edge modulation is used. To simplify the steady state analysis several assumptions are made; (a) Switches $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ are ideal except for the parasitic capacitances $\mathrm{C}_{1}, \mathrm{C}_{2}$ and body diodes $\mathrm{D}_{\mathrm{S} 1}$ and $\mathrm{D}_{\mathrm{S} 2}$. (b) $\mathrm{V}_{\mathrm{O} 1}$ and $\mathrm{V}_{\mathrm{O} 2}$ are constant during the switching period.


Fig. 1 The circuit configuration of the multiple-output converter (a) Conventional circuit. (b) Proposed circuit.
(c) The ideal transformers with leakage and magnetizing inductances are modeled for $T_{1}$ and $T_{2}$. The sub-fix of the voltage and current follows the corresponding component names.

## Mode1 $\left[\mathbf{t}_{\mathbf{0}} \sim \mathrm{t}_{\mathbf{1}}\right.$ ]

During Mode1, $S_{1}$ is on and $S_{2}, S_{3}$ are off. $i_{1}$ flows through $D_{1}, D_{4}$ and $L_{m 2}$, which is magnetizing inductance of $T_{2}$. During this mode, the slave part is blocked by $\mathrm{D}_{5}$ and thus no energy is transferred The currents are expressed in (1)-(2).

$$
\begin{align*}
& i_{1}(t)=\frac{\left(N_{1}(1-D) V_{g}-V_{O 1}\right)}{L_{m 2}} t, i_{m 1}(t)=\frac{(1-D) V_{g}}{L_{m 1}} t,  \tag{1}\\
& V_{l m 2}(t)=\left(N_{1}(1-D) V_{g}-V_{O 1}\right) \tag{2}
\end{align*}
$$

Mode2 $\left[\mathbf{t}_{\mathbf{1}} \sim \mathrm{t}_{\mathbf{2}}\right.$ ]
During Mode2, the $\mathrm{S}_{2}$ voltage becomes zero and the primary side current of the transformer changes its direction

## Mode3 $\left[\mathbf{t}_{2} \sim \mathbf{t}_{3}\right]$

Mode3 starts when $S_{2}$ is turned on. The current $i_{1}$ flows through $\mathrm{D}_{2}, \mathrm{D}_{3}$ and $\mathrm{L}_{\mathrm{m} 2}$. The slave part is blocked by $\mathrm{S}_{3}$. The current


Fig. 2 The operating waveforms
equations are shown in (3).
$i_{1}(t)=\frac{N_{1} D V_{g}-V_{O 1}}{L_{m 2}} t, i_{m 1}(t)=\frac{-D V_{g}}{L_{m 1}} t$
Mode4 $\left[t_{3} \sim t_{4}\right]$
Mode4 begins when $S_{3}$ is turned on. The current $i_{2}$ starts to increase and current $i_{1}$ decreases. In this mode, $i_{1}$ and $i_{2}$ flow to the $\mathrm{T}_{2}$ terminal simultaneously and then the voltage and current of the both sides of the $T_{2}$ affects each other. The related equations are expressed in (4)-(5). The winding voltage of the T2 is exhibited in (6)
$i_{1}(t)=\left(N_{1} D V_{g}-V_{l m 2}-V_{O 1}\right) t / L_{l k 1}, \quad i_{l m 2}(t)=V_{l m 2} t / L_{m 2}$
$i_{2}(t)=\left(N_{2} D V_{g}-N_{3} V_{\operatorname{lm} 2}-V_{O 2}\right) t / L_{l k 2}, \quad i_{1}(t)=i_{\operatorname{lm} 2}(t)-N_{3} i_{2}(t)$
$V_{l m 2}(t)=\left(\left(\frac{N_{1}}{L_{l k 1}}+\frac{N_{2} N_{3}}{L_{l k 2}}\right) D V_{g}-\frac{V_{O 1}}{L_{l k 1}}-\frac{N_{3} V_{O 2}}{L_{l k 2}}\right) t /\left(\frac{1}{L_{m 2}}+\frac{1}{L_{l k 1}}+\frac{N_{3}{ }^{2}}{L_{l k 2}}\right)$

## Mode5 [ $\mathbf{t}_{4} \sim \mathrm{t}_{5}$ ]

Mode5 starts when $\mathrm{i}_{1}$ becomes zero. $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ are turned off softly as $i_{1}$ goes to zero. The peak current of the SSPR switch is the same as the reflected magnetizing current and the averaged value during one switching period becomes the slave output load current. The current equations during this mode are shown in (7)
$i_{2}(t)=\frac{\left(N_{2} D V_{g}-V_{O 1}\right)}{N_{3}{ }^{2} L_{m 2}} t, i_{m 2}(t)=i_{2}(t)$

## Mode6 [ $\mathbf{t}_{5} \sim \mathrm{t}_{6}$ ]

During Mode6, the $S_{1}$ voltage becomes zero and the primary side current of the transformer $T_{1}$ changes its direction.

## Mode7 $\left[\mathbf{t}_{6} \sim \mathbf{t}_{7}\right]$

This mode starts when $S_{1}$ is turned on. Due to the positive terminal voltage of the $T_{1}$, the rectifying diodes $D_{1}$ and $D_{4}$ are turned on. The current commutation seen from mode 4 occurs again. The voltage and current equations are similar to (4)~(6) except the voltage of the leakage inductance in $\mathrm{T}_{2}$. The ZCS off in
the SSPR switch can be obtained by turning off $\mathrm{S}_{3}$ after $\mathrm{i}_{2}$ goes to zero.

### 2.2 The steady-state analysis

Utilizing the results of the modes of operation, a voltage conversion ratio is obtained. The averaged (or DC) voltage and current are required to design the proposed converter properly. Short-time and transient mode are neglected to simplify the analysis. The averaged magnetizing currents are calculated in (8) $\sim(11)$ by applying the charge-balance condition in the output capacitor $\left(\mathrm{C}_{\mathrm{O} 1}, \mathrm{C}_{\mathrm{O} 2}\right)$ and the DC blocking Capacitor $\left(\mathrm{C}_{\mathrm{b}}\right)$.

$$
\begin{align*}
& \left(<i_{m 2}>-I_{O 1}\right)\left(1-D_{1}\right) T_{S}+\left(-I_{O 1}\right) D_{1} T_{S}=0, \Rightarrow<i_{m 2}>\cdot\left(1-D_{1}\right)=I_{O 1}  \tag{8}\\
& -I_{O 2}\left(1-D_{1}\right) T_{S}+\left(<i_{m 2}>/ N_{3}-I_{O 1}\right) D_{1} T_{S}=0  \tag{9}\\
& <i_{m 2}>\cdot D_{1}=N_{3} I_{O 2},<i_{m 2}>=I_{O 1}+N_{3} I_{O 2}  \tag{10}\\
& <i_{m 1}>=\left(N_{1}(1-2 D)+D_{1}\left(N_{2} / N_{3}-N_{1}\right)\right) \cdot\left(I_{O 1}+N_{3} I_{O 2}\right) \tag{11}
\end{align*}
$$

From (10) and (11), the two output voltage relations can be derived as in (12)

$$
\begin{align*}
& \left(I_{O 1}+N_{3} I_{O 2}\right) \cdot D_{1}=N_{3} I_{O 2}, \Rightarrow V_{O 2} / V_{O 1}=D_{1} R_{O 2} / N_{3}\left(1-D_{1}\right) R_{O 1}  \tag{12}\\
& \text { where } I_{O 1}=V_{O 1} / R_{O 1}, I_{O 2}=V_{O 2} / R_{O 2}
\end{align*}
$$

Applying the power balance condition of the input terminal and the sum of output terminals in (13), the voltage conversion ratio from the input to the master part can be derived as (14).

$$
\begin{equation*}
V_{g} \cdot<i_{i n}>=V_{O 1} \cdot<i_{1}>+V_{O 2} \cdot<i_{2}> \tag{13}
\end{equation*}
$$

$$
\begin{equation*}
\frac{V_{O 1}}{V_{g}}=\frac{2 N_{1} D(1-D)+D D_{1}\left(N_{2} N_{3}-N_{1}\right)}{\left(1-D_{1}\right)+D_{1}^{2} R_{O 2} /(1-D 1) R_{O 1}} \tag{14}
\end{equation*}
$$

## 3. Experimental Result

The proposed converter was simulated and implemented to verify the concept and theoretical analysis. The converter is tested under 400 V input voltage and switching frequency $\mathrm{F}_{\mathrm{S}}$ is 70 kHz . The output voltage and currents of the converter are specified as $\mathrm{V}_{\mathrm{O} 1}=170 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 1}=1.8 \mathrm{~A}$ in the master output and $\mathrm{V}_{\mathrm{O} 2}=70 \mathrm{~V}, \mathrm{I}_{\mathrm{O} 2}=1 \mathrm{~A}$ in the slave output. From the converter voltage gain, the normalized turns ratio are selected as $\mathrm{N}_{1}=1, \mathrm{~N}_{2}=1.4, \mathrm{~N}_{3}=0.5$. The other circuit parameters and hardware components are summarized in table 1.
The operation of the proposed circuit through the computer simulations, as shown in Fig.3, is similar to that the experimental results. The current of the switch in the post regulator starts from zero because the current commutation in $\mathrm{T}_{2}$. When switch of the primary side is turned off, the reversed voltage in the primary side of the $T_{2}$ causes the current commutation. The $\mathrm{S}_{3}$ should be turned off after current becomes zero for the ZCS off.

Table1. Circuit parameters

| Component | Value | Component | Value |
| :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{b}}$ | $100 \mathrm{nF} / 15 \mathrm{uF}$ | $\mathrm{L}_{\mathrm{m} 1}$ | 406 uH |
| $\mathrm{C}_{\mathrm{O} 1} / \mathrm{C}_{\mathrm{O} 2}$ | $2 \mathrm{mF} / 1 \mathrm{mF}$ | $\mathrm{L}_{\mathrm{m} 2}$ | 340 uH |
| $\mathrm{S}_{1}, \mathrm{~S}_{2}$ | SWT20NM50 | $\mathrm{D}_{1}-\mathrm{D}_{5}$ | FSF10A60 |
| $\mathrm{S}_{3}$ | IRFB33N15D | Core | EER4950S/EI50 |


(a) Simulation result

(b) Experimental result

Fig. 3 Currents of the auxiliary transformer in steady-state


Fig. 4 ZCS on and ZCS off of the SSPR switch

## 4. Conclusion

A multiple-output converter using the SSPR with a coupledinductor is proposed. To reduce the size and overall cost, the output filter inductor of the SSPR is integrated to the master part filter inductor. The proposed converter achieves ZCS on and off in the SSPR switch. The ZCS off in the SSPR switch eliminates the freewheeling diode in the slave part. Also the current of the rectifying diodes are turned off softly. The modes of operation of the proposed converter are analyzed to obtain the design equations. 370 W prototype hardware is built to verify the analysis.

## Reference

[1] Matuo, Hirofumi, "Comparison of Multiple-Output DC-DC Converters Using Cross Regulation", Industrial Electronics and

Control Instrumentation, IEEE Transactions on Volume IECI-27, Issue 3, Aug. 1980, pp.176-189
[2] D. Maksimovic, R. Erickson, "Modeling of cross-regulation in multiple-output flyback converters", APEC99, Vol 2, 14-18 March, 1999, ppp.1066-1072
[3] Y. -T. Chen, D. Y. Chen, Y. -P. Wu, "Control-loop modeling of multiple-output feedback of forward converters", Power Electronics, IEEE Transaction on, Vol. 8, Issue 3, July 1993, pp. 320-328.
[4] Y. -L. Lin, K. H. Liu, "A new synchronous-switch post regulator for multi-output forward converters", APEC90, 11-16 March, 1990, pp.693-696.
[5] G. Levin, "A new secondary side post regulator (SSPR) PWM controller for multiple output power supplies", APEC95, Part 2, 5-9 March, 1995, pp.736-742.
[6] Sung-Sae Lee, Sang-Kyoo Han, Gun-Woo Moon, "A New High Efficiency Half Bridge Converter with Improved ZVS Performance", Journal of power electronics, Vol. 6, No. 3, 2006.7. pp.187-194
[7] Kim, E.-H.; Lee, J.-J.; Kwon, J.-M.; Choi, W.-Y.; Kwon, B.H., "Asymmetrical PWM half-bridge convertor with independently regulated multiple outputs", Electric Power Applications, IEE Proceedings- Volume 153, Issue 1, 1 Jan. 2006 Page(s):14-22.

