

## Study of surface state density of hydrogenated amorphous silicon thin-film transistors by admittance spectroscopy

Ming-Ta Hsieh,<sup>1\*</sup> Chan-Ching Chang,<sup>3</sup> Jenn-Fang Chen,<sup>1</sup> Hsiao-Wen Zan,<sup>2</sup> Kuo-Hsi Yen,<sup>2</sup> Ching-Chieh Shih,<sup>3</sup> Chih-Hsien Chen,<sup>3</sup> Yeong-Shyang Lee<sup>3</sup>, Hsin-Chih Chiu<sup>3</sup>

<sup>1</sup>Department of Electrophysics, and <sup>2</sup>Department of Photonics & Display Institute, National Chiao Tung University, Hsinchu, Taiwan 300, ROC

<sup>3</sup>AUO Technology Center, AU Optronics Corporation, Hsinchu, Taiwan  
TEL:886-3-5712121, e-mail: mthsirh.ep94g@nctu.edu.te

**Keywords :** *amorphous silicon, interface state density, admittance spectroscopy*

### Abstract

*We reported a simplified circuit model to investigate the interface states and the quality of a-Si film based on a MIS structure using admittance spectroscopy. The model can be employed easily to monitor the fabrication process of thin-film transistor and to obtain the important parameters.*

### 1. Introduction

Recently, hydrogenated amorphous silicon (a-Si:H) is applied in numerous applications, especially in thin-film transistors (TFTs).<sup>1</sup> The performance of a-Si:H TFTs is well known to depend strongly on the fabrication process such as gas dilution, and on the substrate temperature, pressure and RF power during film deposition.<sup>2-4</sup> A method for monitoring the fabrication process must be developed to elucidate the effects of these process conditions. Over the past years, capacitance-voltage (*C-V*) measurements have been a powerful diagnostic tool in studying the electrical properties and in monitoring the fabrication processes of metal-oxide-semiconductor (MOS) structures.<sup>5</sup> However, *C-V* measurements of metal-insulator-a-Si:H (MIS) are limited because of the high density of defect states and the low electron and hole mobilities of a-Si:H layer.<sup>6</sup> Obtaining information by *C-V* measurements directly at various frequencies and temperatures is difficult, especially under depletion operating condition, because numerous factors simultaneously govern the frequency response of capacitance; these factors include the interface states, the deep buck trap state, lateral current flow and

others. Accordingly, admittance spectroscopy is an exact method that uses a correct equivalent circuit model to investigate the MIS structure along with an alternative direct measurement method. Several works have involved *C-V* measurements on MIAS, a-Si:H Schottky diode, and TFTs structures.<sup>7,8</sup> However, systematic study of capacitance-frequency (*C-F*) and conduction/frequency-frequency (*G/F-F*) measurements of an MIAS structure are few. In this study, temperature-dependent admittance spectroscopy was employed to investigate the interface states and the properties of a-Si:H film. Careful and detailed *C-F* and *G/F-F* measurements of the MIAS configuration were made

### 2. Experimental

Two conventional inverted-staggered MIS capacitors were fabricated to be studied by admittance spectroscopy. The SiN<sub>x</sub> layer was deposited by plasma-enhanced chemical vapor deposition (PECVD) with a mixture of H<sub>2</sub>, NH<sub>3</sub>, N<sub>2</sub> and SiH<sub>4</sub> gases at 1.2 torr for both devices A and B. The a-Si:H was deposited on top of the SiN<sub>x</sub> film from a glow discharge of pure SiH<sub>4</sub> at 0.7 torr with a substrate temperature of 270°C and an RF power density of 70 mW/cm<sup>2</sup>. The a-Si:H film was slightly n-type with different H<sub>2</sub> dilutions of SiH<sub>4</sub>. The H<sub>2</sub>/SiH<sub>4</sub> ratios of device A and B were 1250/250 and 2500/250, respectively. Another phosphorus doped (n<sup>+</sup>) a-Si:H layer was deposited on top of a-Si:H to ensure ohmic source or drain contact. The thicknesses of the SiN<sub>x</sub>, a-Si:H, and n<sup>+</sup> contact layers were 330, 200, and 50 nm respectively. The areas of the MIS capacitors were

both  $500 \times 1000 \mu\text{m}^2$ . Aluminum was used as both gate and source/drain metallurgy. Two a-Si:H TFTs devices with a W/L ratio of  $15 \mu\text{m} / 3 \mu\text{m}$  were also fabricated, in which all of the thin films were deposited under the same process conditions as devices A and B. The MIS and TFTs were fabricated using standard photolithographic techniques. Table 1 presents the extracted parameters of both devices under  $V_{DS}=5 \text{ V}$ .

**TABLE 1. Extracted parameters of a-Si:H TFT s for device A and B under  $V_{DS}=5 \text{ V}$**

Device	Swing (V/dec)	Mobility ( $\text{cm}^2/\text{V}\cdot\text{s}$ )	$I_{ON}$ (A) ( $V_g=20\text{V}$ )
Device A	0.8	0.81	$3.30 \times 10^{-6}$
Device B	0.58	1.11	$5.73 \times 10^{-6}$

### 3. Results and discussion

An equivalent circuit model must be developed for admittance spectroscopy measurement. The schematic band diagram of the MIS capacitor in Fig. 1 (a) for a slightly doped n-type a-Si:H under electron depletion condition elucidates the physics of the MIS capacitor. In the MIS capacitor, a highly resistive intrinsic a-Si:H is used. Therefore, the a-Si:H bulk capacitance and resistance have to be considered in the equivalent circuit model. Based on the properties of a-Si:H, an circuit model was show in the Figs. 1(b) for depletion.  $C_{SiN}$  represents the geometric capacitance of the insulator layer ( $\text{SiN}_x$ ), and  $C_{a-Si}$  and  $R_{a-Si}$  are the geometric capacitance and resistance of a-Si:H, respectively.  $C_D$  and  $R_D$  represent the capacitance and resistance of depletion, respectively.  $C_S$  and  $R_S$  are the interface state capacitance and the specific emission time constant of charge trapped in the interface state, respectively. In the model, the  $C_{a-Si}$  and  $C_D$  are introduced. The values of  $C_{a-Si}$  and  $C_D$  are determined by the width of space charge region. In depletion conditions,  $R_{a-Si}$  should dependent linearly on the difference between the total a-Si:H film thickness and the width of the space charge region. In depletion, therefore, the equations for  $C_{a-Si}$ ,  $R_{a-Si}$  and  $C_D$  are

$$C_{a-Si} = \epsilon_r \epsilon_0 A / (D - W)$$

$$R_{a-Si} = \rho(D - W) / A$$

$$C_D = \epsilon_r \epsilon_0 A / W$$

where  $D$  is the total a-Si:H film thickness;  $W$  represents the width of the space charge region,  $\epsilon_r$  and  $\epsilon_0$  represent the dielectric constant of aSi:H and the permittivity of free space, respectively,  $\rho$  is the resistivity of a-Si:H film, and  $A$  is the active area of the MIS device. In the depletion,  $C_S$  should be considered in the equivalent circuit model because the number of interface trapped charges is comparable to the number of mobile charges in the a-Si:H film. However, the effect of deep-level trapped charges or generation-recombination charges can be ignored herein because its response frequency is approximately 0.1 Hz at room temperature which significantly exceeds the limit of the equipment. Hence,  $C_S$  is in parallel with  $C_D$ , and can be determined in depletion by C-F measurement using the equivalent circuit model. Consequently, the ac parallel equivalent capacitance of the equivalent circuit model in Fig. 1(b) is given by:

$$C(\omega) = \frac{C_{a-Si} C_1}{C_{a-Si} + C_1} \left[ 1 + \frac{C_1 / C_{a-Si}}{1 + \omega^2 R_{a-Si}^2 (C_{a-Si} + C_1)^2} \right]$$

where

$$C_1 = \frac{C_{SiN} C_P}{C_{SiN} + C_P}$$

$$C_P = C_D + \frac{C_S}{1 + \omega^2 R_S^2 C_S^2}$$

$$C_S = qN_S$$

where  $q$  is the electronic charge, and  $N_S$  is the density of interface states. The above equations indicate that capacitance depends strongly on the frequency under the depletion operating conditions, which fact can be used to study the properties of a-Si:H and the density of interface states by admittance spectroscopy.

Figures 2 (a) and (b) show the RT C-F and G/F-F spectra, respectively for different gate biases applied to the MIS capacitor. As the bias is increased beyond -1 V, the operating condition enters the depletion region and the capacitance increases rapidly at low frequency region due to the decrease of  $W$ . During depletion (-1 V~2 V), the C-F spectra show two drops at the inflexion frequencies of 10K Hz and 200K Hz of equal to the inverse RC time constant of

the interface states and the a-Si:H film, respectively. In  $G/F-F$  spectra, the peaks are associated with the inflexion frequencies. Therefore, the inflexion frequency can be more clearly observed in Fig. 2 (b). Figures 3 (a) and (b) plot the simulated ac parallel equivalent capacitance under depletion operating conditions, obtained using the above equations, for devices A and B, respectively. Fig. 3 (a) and (b) show excellent agreement between simulated (open squares) and experimental (solid curve)  $C-F$  spectra for devices A and B, respectively. The density of interface states and the resistance of a-Si:H at various  $V_g$  can be determined from fitted data in Figs. 3 (a) and (b). Figure 4 (a) plots the interface states density as a function of  $V_g$  for device A and B in the depletion. The values of density of interface states for both devices, obtained from Fig. 3 are comparable to those obtained by others using other methods.<sup>9</sup> Under the same gate bias, the density of interface states of device A always exceeds that of device B which fact explains the lower swing observed in device B. Fig. 4 (b) plots  $R_{a-Si}$  as a function of thickness of a-Si:H in depletion region. From Fig. 4 (b),  $R_{a-Si}$  is proportional to the difference between  $D$  and  $W$ , indicating the correctness of the equivalent circuit model. Furthermore, the resistivity of a-Si:H can be also determined. The resistivities of device A and device B are  $3.48 \times 10^6$  and  $1.16 \times 10^6 \Omega\text{-cm}$ , respectively.




FIG. 1. The band diagram and equivalent circuit models of MIAS structure under depletion.






FIG. 2. A admittance Spectroscopy spectra on the MIAS structure for device A.



**FIG. 3. Simulations (open squares) and experiments (solid curve) of  $C-F$  curves in depletion region. (a) device A, (b) device B.**



**FIG. 4(a). Comparison of density of interface states at various gate bias between device A and device B. (b)  $R_{a-Si}$  as a function of thickness of a-Si:H in depletion region for device A and device B. The resistances and depleted widths are derived from fitted data using the equations of ac parallel equivalent capacitance.**

#### 4. Conclusions

Based on the properties of a-Si:H, the equivalent circuit model was developed and simplified for depletion operating conditions. Excellent agreement between the experimental data and the proposed equivalent circuit models was found. The simulation  $C-F$  measurement using equivalent circuit models

easily yielded the interface density of states at room temperature. The resistivity of a-Si:H film was also determined to evaluate the quality of the a-Si:H film. Experimental data concerning the MIS structure agreed excellently with the output characteristics of TFTs devices. Consequently, admittance spectroscopy measurement based on the equivalent circuit model can be used as a powerful and efficient tool for the process monitoring of TFT devices.

#### 5. Acknowledgements

The authors would like to thank the National Science Council of the Republic of China, Taiwan for financially supporting this research under Contract No. 94-2112-M-009-029 and the MOE ATU Program. Financial support was also obtained from the National Science Council (NSC) under the Contract No. NSC-942216-E-007-003 and from the Ministry of Economic Affairs under Contract No. MOEA-941709.

#### 6. Reference

1. Y. Yamaji, M. Ikeda, M. Akiyama and T. Endo, *Jpn. J. Appl. Phys.* **38**, 6202 (1999).
2. Ernst Lueder, *Liquid crystal displays*, pp. 309-320 (Wiley, London, 2001).
3. T. D. Moustakas, D. A. Anderson, and W. Paul, *Solid State Commun.* **23**, 155
4. G. N. Parsons, *J. Non-Cryst. Solids*, **266-269**, 23 (2000).
5. D. K. Schroder, *Semiconductor Material and Device Characterization* (Wiley, New York, 1990).
6. Jackson, W. B., and J. Kakalios, in *Amorphous Silicon and Related Materials*, H. Fritzsche, ed., World Scientific Publishing Company, 247 (1988).
7. J. S. Choi and G. W. Neudeck, *IEEE Trans. Electron Devices* **39**, 2515 (1992).
8. M. Bohm, S. Salamon, and Z. Kiss, *J. Non-Cryst. Solids* **97&98**, 735 (1987).
9. J. S. Choi and G. W. Neudeck, *IEEE Trans. Electron Devices* **39**, 2515 (1992)