Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Improved Massey-Omura Multiplier Design

  • Published : 2006.06.21
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents an effective multiplier in GF($2^m$) based on programmable cellular automata (PCA) and uses a normal basis. The proposed architecture has the advantage of high regularity and a reduced latency. The proposed architecture can be used in the effectual hardware design of exponentiation, division, inversion architectures.

Keywords