

Organic thin film transistors with an organic/high-*k* inorganic bilayer gate dielectric layer

Y. G. Seol, N.-E. Lee*

School of Advanced Materials Science & Engineering and Center for Advanced Plasma Surface Technology, Sungkyunkwan University, Suwon, Kyunggi-do 440-746, Korea

S. S. Lee, J. H. Ahn

School of Materials Science and Engineering, Hanyang University, Seoul 133-791, Korea

*Phone: +82-31-290-7398, E-mail: nelee@skku.edu

Abstract

*Pentacene thin film transistors (OTFTs) on flexible polyimide substrate using electroplated gate electrode and organic/high-*k* inorganic bilayer gate dielectric layer. Incorporation of thin atomic-layer deposited HfO₂ layer on the PVP organic gate dielectric layer reduced the gate leakage and as a result enhanced the current on/off ratio.*

1. Introduction

Organic thin film transistors (OTFTs) on flexible substrate can be applied to low cost sensors, smart cards, and backplane of flexible displays. Electrical performance of flexible OTFTs including current on/off ratio and field-effect channel mobility is critically dependent on the physical properties of gate insulating materials. Gate dielectric layers of organic, inorganic, organic/inorganic bi-layer, and organic/inorganic nano-composite

layers can be applied to flexible devices [1,2]. Among those, the organic/high-*k* inorganic bilayer gate dielectric film can possibly provide the advantages including the flexibility by the organic layer as well as the low-leakage current level by ultra-thin high-*k* inorganic layer.

In this work, flexible bottom gated organic thin film transistors were fabricated using pentacene as a semiconducting layer and electroplated nickel (Ni) as a gate electrode on polyimide substrate. Electroplated gate electrode formed on the plasma-treated organic substrate provides a good adhesion [3]. In order to improve electrical characteristics at the device, we employed polymer/high-*k* oxide bilayer structure as a gate dielectric material. First, poly(4-vinyl phenol) (PVP) as an organic gate dielectric layer was deposited by spin coating after Ni gate electrode formation. Formation of Ni gate electrode was electroplated on patterned negative PR on sputtered Cu/Cr seed layer using DC magnetron

sputter. Ultra-thin ($\cong 10$ nm) HfO_2 as a high- k dielectric deposited by ALD (atomic layer deposition) on the spin-coated PVP layer. ALD of HfO_2 layer was carried out at the substrate temperature of $220 \sim 240$ °C. Pentacene as a semiconductor layer was thermally evaporated on the gate dielectric layer using a shadow mask in vacuum chamber at the substrate temperature of 80 °C and then the thermal evaporation of gold source and drain electrodes was followed. The OTFT devices with no ALD HfO_2 layer were also fabricated. The channel length varied from 10 to 110 μm , and the channel width was 800 μm . Electrical properties of fabricated OTFT were characterized by I-V measurements.

2. Results

After deposition of the PVP dielectric layer and the HfO_2/PVP bilayer on Si substrate, surface morphology of each layers was measured (not shown here). Surface rms roughnesses of PVP layer and bilayer were 0.3 and 0.27 nm, respectively. Surface morphology of HfO_2/PVP bilayer gate was slightly smoother than that of the gate with only PVP layer.

After deposition of the pentacene on organic and organic/inorganic bilayer gate dielectric on gate electrode, surface morphology of the pentacene layers was measured using AFM. Fig. 1(a) shows surface morphology of the pentacene layer on the PVP organic gate dielectric. Generally, grain size of pentacene was

approximately over 1 μm . However, surface morphology of the pentacene layer on the HfO_2/PVP bilayer shows smaller grain size compared to pentacene on PVP layer as shown Fig. 1(b). Due to hydrophobic property of PVP gate dielectric, microstructure of pentacene was bigger than bilayer dielectric.




Figure 1. Atomic force morphology analysis : (a) pentacene on 450 nm PVP layer and (b) pentacene on $\text{HfO}_2(10 \text{ nm})/\text{PVP}(450 \text{ nm})$ layer with electroplated Ni gate electrode on polyimide substrate.

Fig. 2 illustrates the plot of the drain current, I_{DS} , versus drain voltage, V_{DS} , at different gate voltage, V_{GS} , of the OTFT device with the 60 μm channel length using the organic gate dielectric layer only. The transistor in Fig. 2 exhibited the mobility of $0.4 \text{ cm}^2/\text{Vs}$ and the current on/off ratio, $I_{on/off}$, of $\cong 10^3$.

Fig. 3 illustrates the plot of the drain current, I_{DS} , versus drain voltage, V_{DS} , at different gate voltage, V_{GS} , of the OTFT device with the channel size of 60 μm using the PVP/HfO_2 bilayer gate dielectric. When compared with the OTFT with only PVP dielectric layer, the $I_{on/off}$ was increased to $\cong 10^5$.




Fig. 2 Output characteristics of a fabricated OTFT with the 450 nm PVP gate dielectric and channel length of 60 μm . The V_{GS} is swept from 0 to -40 V in steps of -4 V.

The enhanced $I_{on/off}$ value in the present experiment is presumably attributed to the reduced off-current due to the reduced leakage current in the gate dielectric layer. I-V measurements of the PVP/HfO₂ bilayer capacitor with the metal electrode area of 150 x 150 μm^2 fabricated on the Si wafer showed that the leakage current was decreased from 6.5×10^{-8} A to 2.1×10^{-11} A at the electric field of 1 MV/cm, compared to the PVP capacitor.

However, the mobility was decreased to 0.07 cm^2/Vs due to reduced grain size of pentacene because HfO₂ surface has larger hydrophilic property than PVP surface. Surface energy of dielectric significantly affects the growth condition of pentacene [4,5]. In order to increase grain size of pentacene, surface treatment such as self-assembled monolayer may be necessary.




Fig. 3 Output characteristics of a fabricated OTFT with the HfO₂(10-nm)/PVP(450 nm) gate dielectric and channel length of 60 μm . The V_{GS} is swept from 0 to -40 V in steps of -4 V.

3. Conclusion

We fabricated flexible OTFT device using organic/inorganic bilayer gate dielectric with electroplated gate electrode. The current on/off ratio was significantly increased for the bilayer gate dielectric compared to PVP gate insulator. We found that application of low-temperature ALD HfO₂ layer on the PVP organic layer as a high- k dielectric is useful in improving the electrical performance of the OTFT device by reducing the leakage current of the gate dielectric layer.

4. Acknowledgments

This work was supported through the Korea Science and Engineering Foundation (Grant No. 2005-0563-000) and in part through the Center of Excellence program of the Korea

Science and Engineering Foundation
(Grant No. R-11-2000-086-0000-0).

5. References

- [1] A.L. Deman, J. Tardy, *Materials Science and Engineering C* **26**, (2006) 421.
- [2] Fang-Chung Chen, Chih-Wei Chu, Jun He, and Yang Yang, *Appl. Phys. Lett.* **85**, (2004) 3295.
- [3] J.G. Lee, Y.G. Seol and N.-E. Lee, *Thin Solid Films*, in press, (2006)
- [4] Frank-J. Meyer zu Heringdorf, M. C. Reuter and R. M. Tromp, *nature* **412**, (2001) 517.
- [5] Hyun Sook Byun, Yong-Xian Xu, Chung Kun Song, *Thin Solid Films* **493**, (2005) 278.