

# **Super Chip Integration Based on Chip-to-Wafer 3D Integration Technology**

**Tetsu Tanaka**  
(Tohoku Univ./Japan)





# Super-Chip Integration Based on Chip-to-Wafer 3D Integration Technology

T. Tanaka, T. Fukushima, and M. Koyanagi

*Department of Bioengineering and Robotics,  
Graduate School of Engineering, Tohoku University*

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

1/29

## Outline



- Background
- 3D Integration Technology [Tohoku Univ.]
- Super-Chip Integration
- Conclusion

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

2/29

**Future market of semiconductor industry  
expands into various fields.  
【ICT-Nano-tech-Bio-Robot】**

**Qualitative change of  
semiconductor technology**

**Fusion with different technologies**


**3-dimensional Integration  
【Core technology for fusion】**

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)


3/29

**Advantages of 3D LSI**

**Conventional 2D LSI**



**3D stacked LSI**



*Concern:*

Propagation delay due to long wiring

- |                          |                        |
|--------------------------|------------------------|
| 1. Short wiring length   | 5. Low cost            |
| 2. High packing density  | 6. Parallel processing |
| 3. High-speed operation  | 7. New function        |
| 4. Low power consumption | 8. New application     |

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

4/29

## Outline



- Background
- 3D Integration Technology [Tohoku Univ.]
- Super-Chip Integration
- Conclusion

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

5/29


## 3D LSI Project at Tohoku University




### 3D integration: two approaches

- Jisso (Package) level
- LSI (Tr) level

2D LSI wafers with vertical interconnection




Wafer thinning



Wafer-to-wafer bonding

3D LSI




First proposal of 3D LSI using wafer-to-wafer bonding with buried interconnections and micro-bumps (1989)

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

6/29

## 3D Integration Technology Using Wafer Bonding and Thinning




M. Koyanagi,  
Proc. 8<sup>th</sup> Symposium on Future  
Electron Devices, pp.50-60  
(Oct. 1989)


H. Takata, M. Koyanagi et. al.,  
Proc. Intern. Semiconductor Device  
Research Symposium, pp.327-330  
(Dec. 1991)

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

7/29




## 3D LSI Structure Using Tohoku Univ. Method



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

8/29


## Key Technologies for 3D LSI Process



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

9/29


## Photograph of 3D Wafer Aligner




2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

10/29

## IR Images of 3D Test Chip



Before alignment




After alignment

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

11/29


## 3D LSI Chips Fabricated at Tohoku Univ.

### 3D image sensor chip




H. Kurino, M. Koyanagi *et al.*, IEDM, 879 (1999)

### 3D shared memory chip




K. W. Lee, M. Koyanagi *et al.*, IEDM, 165 (2000)

### 3D retinal prosthesis chip



M. Koyanagi *et al.*, ISSCC, 270 (2001)

### 3D micro processor chip




T. Ono, M. Koyanagi *et al.*, IEEE COOL Chips, 186 (2002)

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

12/29

## SEM Cross-Section of 3D Micro Processor Fabricated Using Wafer-to-Wafer Bonding



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

13/29

## Publications of Fabricated 3D IC Chips



- 3-layer stacked image sensor chip (Mitsubishi) (IEDM, 1986)  
Laser recrystallization
- 3-layer stacked image sensor chip (*Tohoku Univ.*) (IEDM, 1999)  
Wafer bonding (Wafer non-transfer, Buried interconnection)
- 3-layer stacked memory chip (*Tohoku Univ.*) (IEDM, 2000)  
Wafer bonding (Wafer non-transfer, Buried interconnection)
- 2-layer stacked image sensor chip (MIT) (ISSCC, 2001)  
SOI wafer bonding
- 3-layer stacked artificial retina chip (*Tohoku Univ.*) (ISSCC, 2001)  
Wafer bonding (Wafer non-transfer, Buried interconnection)
- 3-layer stacked microprocessor chip (*Tohoku Univ.*) (Cool Chips, 2002)  
Wafer bonding (Wafer non-transfer, Buried interconnection)
- 2-layer stacked image sensor chip (MIT) (ISSCC, 2005)  
SOI wafer bonding

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

14/29

# 3D LSI Projects in the World



## ■ USA (DARPA)

IBM, Freescale, Intel, Stanford, MIT, Rensselaer Polytechnic, etc.

## ■ EC IMEC

## ■ Germany

Fraunhofer, Infineon

## ■ Japan

NEDO-project, ASET consortium

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

15/29

# Outline





- Background
- 3D Integration Technology [Tohoku Univ.]
- Super-Chip Integration
- Conclusion

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

16/29


## Conceptual Structure of 3D Super-Chip



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

17/29

## Comparison of 3D Integration Technology



Bonding	Wafer - Wafer	Chip - Wafer	Chip - Chip
Yield	Low	High	High
Availability of chip size	Low	High	High
Throughput	High	Low⇒High	Low


2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

18/29

## Key Technologies for 3D Super-Chip Integration




### ② Chip alignment





2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

19/29

## SEM Cross-Section of Si Trench Formed Through Thick $\text{SiO}_2$ and W-filled Si Trench



Si trench




W-filled Si trench

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

20/29


## Chip Alignment by Self-Assembly Technique



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

21/29


## SEM Cross-Section of 1<sup>st</sup> Layer Chip Aligned to Plateau on Handling Substrate



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

22/29


## Cross-Section of 1<sup>st</sup> Layer Chips Bonded onto Supporting LSI Wafer Using Self-Assembly Technique




2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006) 23/29

## Adhesive Injection Test Using Quartz Glass Chip

(a) Top view      Cross-sectional view




(b)



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006) 24/29


## Photomicrograph of 1<sup>st</sup> Layer Chips Before and After Thinning



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

25/29

## Photomicrograph of 1<sup>st</sup> Layer Chips After In-Au Micro-bumps Formation




7mm

2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

26/29


## Photomicrograph of Three-Layer Stacked Chips with Different Chip Size



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

27/29


## SEM Cross-Sectional View of 3D Memory Super-Chip (10 Memory Layers)



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

28/29

# Application of 3D LSI Technology



2006/10/11~12 The 5<sup>th</sup> International Symp. on Microelectronics and Packaging (ISMP2006)

29/29