

Electrical Characteristics of Ge-Nanocrystals-Embedded MOS Structure

Samjong Choi^{1,2}, Byoungjun Park¹, Hyunsuk Kim¹, Kyoungah Cho¹ and Sangsig Kim^{1,*}

¹Department of Electrical Engineering and Institute for Nano Science, Korea University, Seoul 136-701, Korea

²Manufacturing Technology Team 1, Memory Division, Semiconductor Business, Samsung Electronics Co., Gyeonggi-Do 445-701, Korea

Abstract : Germanium nanocrystals(NCs) were formed in the silicon dioxide(SiO₂) on Si layers by Ge implantation and rapid thermal annealing process. The density and mean size of Ge-NCs heated at 800 °C during 10 min were confirmed by High Resolution Transmission Electron Microscopy. Capacitance versus voltage(C-V) measurements of MOS capacitors with single Al₂O₃ capping layers were performed in order to study electrical properties. The C-V results exhibit large threshold voltage shift originated by charging effect in Ge-NCs, revealing the possibility that the structure is applicable to Nano Floating Gate Memory(NFGM) devices.

Key Words : Ge, nanocrystals, Al₂O₃, ion implantation, memory

1. INTRODUCTION

Nano-floating gate memory (NFGM) based on metal-oxide-semiconductor (MOS) structures has recently attracted interest due to the potential application in next-generation integrated flash memory. In NFGM, nanocrystals (NCs) are embedded as charge-storage nodes in an oxide layer between the control gate and the tunneling layer to replace the continuous floating gate layers in conventional flash memories [1]. The use of NCs in NFGM offers smaller operating voltages, better endurance characteristics, and faster write/erase speeds than conventional flash memories [2]. Si NCs have widely been utilized for the fabrication of NFGM [3]. However, Ge NCs have more recently been researched due to their smaller band gap than Si NCs [4]. The smaller band gap provides the higher confinement barrier for the retention mode and the smaller barrier for the program and erase modes.

A variety of deposition methods for Ge NCs including sputter deposition, rapid thermal annealing (RTA) of chemical-vapor-deposition, and pulsed-laser deposition have been employed for the fabrication of NFGM. Recently, Ge NCs synthesized by RTA of implanted Ge ions in SiO₂ have been researched for the simpler fabrication of NFGM than that prepared by the depositions [4].

In this paper, we investigate electrical characteristics of Ge-NCs-Embedded MOS structure.

2. EXPERIMENT

50-nm-thick SiO₂ films were grown by thermal oxidation of (100) *p*-type Si substrates, and the films were implanted at room temperature with ⁷⁴Ge⁺ ions at 30 keV with a dose of 2x10¹⁶ /cm² for the fabrication of NFGM based on MOS

capacitors. The dose of ions and the kinetic energy of ions were determined using a TRIM(transport of ions in matter) simulation code. Single capping Al₂O₃ layers were deposited on the SiO₂ films at a growth temperature of 300°C with Atomic Layer Deposition technique. Trimethylaluminum (TMA) and distilled water were utilized as the precursors for the Al₂O₃ deposition. The Ge-implanted films deposited with the single capping Al₂O₃ layers were annealed in N₂ gas ambient for 10 min at 800 °C before aluminium deposition of gate electrodes.

The high-frequency (1MHz) C-V was measured by a HP 4285A LCR meter. A high-resolution transmission electron microscope (HRTEM, Tecnai F30) was used to obtain the cross-sectional and planar HRTEM images of the capacitors. All measurements were carried out at room temperature.

3. RESULTS AND DISCUSSION

Cross-sectional HRTEM image was taken for the Ge-NCs-embedded MOS capacitor with a single capping Al₂O₃ layer of a 13-nm thickness. The distribution of the Ge NCs in the 30-nm range is largely consistent with the calculated concentration profile of Ge ions in the as-implanted film by a TRIM code (Fig. 1). Although the wing of the profile reaches significantly the interface, the control and tunneling oxide layers are defined clearly in the HRTEM image any Ge NCs may not be seen in the 8-nm thick region of SiO₂ near the Si/SiO₂ interface. Each of the NCs has a single-crystal phase, and the average size of the NCs is about 4 nm. The NCs embedded in the SiO₂ are isolated from each others. The average concentration of the NCs estimated from the HRTEM image is 4x10¹⁷ /cm³ in a unit volume and 2x10¹²/cm² on a vertical unit area: the average

concentration on a planar unit area near the interface should be smaller than that on a vertical unit area.




Fig.1. Cross sectional HRTEM image

High-frequency C-V characteristics of the Ge-NCs-embedded MOS capacitor with the Al₂O₃ layer are investigated as the gate voltage sweep range is gradually increased. Flatband voltages(V_{fb}) of each samples have been presented in Fig. 2. The concentrations of hole and electrons for the applied voltages of ±20 V are largely closed to the average concentrations of the Ge NCs estimated from the HRTEM image indicating that only the Ge NCs near the interface are charged for these voltages through tunneling oxide.




Fig 2. C-V curves of Ge-embedded MOS capacitor

For the Ge-NCs-embedded MOS capacitors with the Al₂O₃ layer, the C-V curves obtained in the forward and reverse C-V sweep in a range from -20 to 20 V in the dark and under the illumination of the white light are compared in Fig. 3. Under the illumination, the lower capacitance part in the sweep from -10 to 20 V is enhanced, and the dropping of the capacitance in the range of 10 to 20 V observed in the dark is absent: this drop is due to the deep depletion [3]. These findings originate from the narrowing of the depletion layer in the p-type Si substrate caused by the

photogeneration of holes. The photogeneration of holes by the light increases the concentration of main carriers in the region where the electrical field induced by the gate voltage reaches.




Fig.3. C-V curves in the dark and under the illumination of white light.

4. CONCLUSION

Ge NCs were formed by ion implantation and thermal annealing at 800 °C under a high-purity N₂ atmosphere. The density and diameter of Ge NCs were 2x10¹² /cm² and 4 nm, respectively. The C-V results exhibit large threshold voltage shift originated by charging effect in Ge-NCs, revealing the possibility that this structure is applicable to Nano Floating Gate Memory(NFGM) devices. In addition, the illumination of white light enhances the lower capacitance part of the C-V hysteresis by the reduction of the depletion layer due to the photogeneration of holes.

ACKNOWLEDGEMENT

This work was performed for the National Research Laboratory Program, the 0.1 Terabit Non-Volatile Memory Development, National Research Laboratory, National R&D Project for Nano Science and Technology, and Center for Integrated-Nano-Systems (CINS) supported by Korea Research Foundation(KRF-2004-005-D00087).

REFERENCE

- [1] S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, Appl. Phys. Lett. 68 (1996) 1377.
- [2] D. W. Kim, T. Kim, and S. K. Banerjee, IEEE Trans. Electron Devices 50 (2003) 1823.
- [3] P. Normand, D. Tsoukalas, K. Beltsios, N. Cherkashin, V. Soncini, M. Ameen, Appl. Phys. Lett. 83 (2003) 168.
- [4] S. Duguay, J. J. Grob, A. Slaoui, Y. Le Gall, and M. Amann-Liess, J. Appl. Phys. 97 (2005) 104330.