

# Development of 3D–SiP Including Components in SiP Consortium

**Takao Fujitsu**

(J–SiP Corporation/Japan)



ISMP2005

## Development of 3D-SiP Including Components in SiP Consortium

**Takao Fujitsu**

The chairman of the board  
SiP Consortium

President  
J-SiP Corporation



## Current SiP Category

### SMT Technology

Passive Components

Connector

Discrete Devices

### Semiconductor Technology

Digital / Analog Integrated Package

Package Stack

MCP

Stack Die



## 2D-Jisso to 3D-Jisso

SMT Assembly Infrastructure(Jisso) is getting as mature by current industries standardization.



- Hi Performance and Standardization of Pick & Place Moutor
- Standardization and Finer capability of PCB Design
- Shrink and Standardization of the mount components including semiconductor package

SMT has no big differences in terms of the location (Japan or China)

SMT Infrastructure (fine/small technology) reaches the limitations

SMT well applies 2D Assembly, No good for 3D Assembly


SOC provides additional value as differentiation (SiP as well)




Establish new infrastructure(3D-Jisso) for Fine and Small 3D Assembly by using Semiconductor Packaging Technologies



## Evolution of System in Package





### SiP Consortium Member

**Chairman:** Tsuyoshi Kawanishi (TEK Consulting)

**Vice Chairman:** Tadatomo Suga (Professor, Research Center for Advanced Science and Technology, The University of Tokyo)

**The chairman of the board:** Takao Fujitsu (President, J-SiP Co.)

---


**Member Companies :** J-SiP Co., IBIDEN Co.,Ltd., Sumitomo Bakelite Co.,Ltd., DISCO Corp., Ueno Seiki Ltd., Hitachi Chemical Co.,Ltd., TOPPAN PRINTING CO.,LTD, Nippon Steel Corp, Tanaka Denshi Kogyo K.K., Tomoegawa Paper Co.LTD. LINTEC Corp., SHINKAWA LTD. Renesas Eastern Japan Semiconductor,Inc. Taiyo Yuden Co.,LTD Yamakatsu Denshi Co.

## Plan for 3D-Jisso Infrastructure Development


- Design Technology Development
  - Develop Design Tool for 3D-SiP
  
- Supply Chain Development
  - Develop and Supply Parts for 3D-Jisso SiP
  - KGD Bare Chip, Components, MEMS parts
  
- Assembly Technology Development
  - Develop and Promote Packaging Technology by SiP Consortium



## 3D-Jisso(All-in-one SiP)




# World Smallest USB Pen drive




**SIP**  
CONSORTIUM

**J-SIP**


# World Smallest USB Drive!



**Before Flash Chip Stacked**



**Flash Chip Stacked**




**Cross Section**

**SIP**  
CONSORTIUM

**J-SIP**

## NAND Flash Chip Stacked Sample




Before Flash Chip Stacked

Flash Chip Stacked



## Comparison to SMT Product




84% Shrink






## Memory Module Structure and Current Challenges


Outer dimension



4 layer Substrate




Issues : Module height = Less than 2.0mm



**SiP**  
CONSORTIUM

**SiP**  
CONSORTIUM


## 3D-Jisso Application to Humanoid Robot



**SiP**  
CONSORTIUM

**J-SiP**


# SiP Solution to Humanoid Robot




Small and High Performance Module by SiP





## WIND Module



## Road Map to Robot Application




## Package Computer



- Specification
  - 64/32bit RISC CPU
  - 256Mb NOR Flash
  - 256Mb SDRAM
  - 329pin BGA Package

SiP  
CONSORTIUM

J-SiP



**SiP**  
CONSORTIUM

**J-SiP**

### Robot System SiP Module

The main image shows a dense array of components on a SiP module. A horizontal double-headed arrow below the module indicates a width of 22.7cm. A vertical double-headed arrow to the right indicates a height of 16.2cm. A white arrow points from a small black square on the module to a callout box on the right. The callout box shows a WIND-SiP component with a Canon CompactFlash card (16MB) and a smaller SiP module below it. The callout box is labeled with a height of 16.2cm and a width of 5.0cm x 3.5cm.

22.7cm

16.2cm


CPU + DRAM + Flash  
+  
Capacitor

WIND-SiP  
5.0cm x 3.5cm

**SiP**  
CONSORTIUM

**J-SiP**


## WIND SiP Module



**SiP**  
CONSORTIUM

**J-SiP**


AICHI EXPO2005



**SiP**  
CONSORTIUM

**J-SiP**


## Limitation by Jisso Infrastructure



**New Application**

**Customer Requests**

**(How to develop the New Products Quickly !)**



- Large SoC development Cost
- Long development TAT
- Large scale SOC can be applied on big number Production
- Limitation of high density assembly by 2D-Jisso
- SMT has no big differences in terms of the location (Japan or China) by Standardization
- Copy products are easily made




**J-SiP**

## New Business Chance!

**New 3D-Jisso Products**

- High Density Products Design
- 3D-Jisso(All in One SiP)
- Within Passive Components
- Small and High Performance
- 3D-Module
- Custom Products (Unique)
- Black box
- Very difficult to make Copy Products ! !

**Big Differences against 2D-Jisso (New Products)**



**3D-Jisso Design and Manufacturing Infrastructure**

**Customer Request**

**Quick Development**

- Passive component
- KGD Semiconductor Chip
- Manufacturing Service



**J-SiP**

**You can reach J-SiP and  
SiP Consortium Web sight .**

**<http://www.j-sip.co.jp>**

**<http://www.sip-c.com>**



**J-SiP**