[TP-03]

Investigation of thermal stability of strained Si on relaxed SiGe layer

C. H. Jang, J. W. Lee*, C. W. Yang*, M. R. Sardela Jr.**, Y. J. Song***, K. H. Shim***, N.-E. Lee Dept. of Materials Science and Engineering and Center for Advanced Plasma Surface Technology, Sungkyunkwan University, Suwon, Kyunggi-do 440-746, Korea Dept. of Advanced MaterialsEngineering, Sungkyunkwan University, Suwon, Kyunggi-do 440-746, Korea
**The Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, 104 S. Goodwin, Urbana, Illinois 610801, U.S.A.
***Semiconductor Division, Electronics and Telecommunications Research Institute, Taejeon 305-701, Korea

MOSFET device utilizing a strained-Si channel on relaxed SiGe buffer layer is one of the most promising structure for the next-generation CMOS integration scheme below 50 nm technology node because of enhanced channel mobility and compatibility with conventional Si CMOS processes. For the practical adoption of strained-Si channels into nano-CMOS technology, fabrication methods of strained-Si/relaxed SiGe/Si structures and their compatibility with post-thermal processes are to be obtained. In particular, stability of strained-Si channels on relaxed SiGe layers is of great concern because formation of misfit and threading dislocations and increase of surface roughness can occur during elevated temperature processing due to thermal-induced instability of strained-Si layers. In this study, we investigated thermal stability of strained-Si on relaxed SiGe layerat elevated RTA (rapid thermal annealing) temperatures. Strained-Si channel layers on the relaxed Si1-xGex(x=0.2) buffer layer were deposited by reduced-pressure chemical vapor deposition (RP-CVD). In order to investigate the thermal stability of fabricated strained-Si/relaxed-SiGe/Si(001), RTA treatments were carried out at the temperature range of 700~950°C in N2 ambient for 60sec.