

The Analysis of the Nano-Scale MOSFET Resistance

Jun-Ha Lee* · Hoong-Joo Lee* and Young-Jin Song**

* Dept of Computer System Engineering, Sangmyung University, Chonan, 330-720, Korea

Tel : +81-41-550-5362 Fax : +81-41-550-5386 E-mail: junha@smu.ac.kr

** Dept. of Computer Science, Konyang University, Nonsan, 320-711, Korea

Tel : +81-41-730-5246 Fax : +81-41-735-9676 E-mail: songjin@konyang.ac.kr

Abstract: The current drive in an MOSFET is limited by the intrinsic channel resistance. All the other parasitic elements in a device structure play a significant role and degrade the device performance. These other resistances need to be less than 10%-20% of the channel resistance. To achieve the requirements, we should investigate the methodology of separation and quantification of those resistances. In this paper, we developed the extraction method of resistances using calibrated TCAD simulation. The resistance of the extension region is also partially determined by the formation of a surface accumulation region that forms under the gate in the tail region of the extension profile. This resistance is strongly affected by the abruptness of the extension profile because the steeper the profile is, the shorter this accumulation region will be.

Keywords: Simulation, Methodology, Extension, Accumulation, Resistance, TCAD, Separation

1. INTRODUCTION

Ideally, the driving current of the MOSFET is controlled by the channel resistance, but the other resistive components, realistically, are major causes of the performance deterioration of the device[1]. The parasitic resistance and capacitance bringing about both the lowering of the current driving and the increment of the node capacitance, consequently have an effect on the CMOS delay. It has been reported that both the shallow junction and the heavily doped extension as the methods to minimize the off-current and to stabilize the on-current of the sub-90nm scaled device, can solve the short-channel effect and manufacturing difficulties[2-3]. In this work, the performance improvement for the high speed and high performance device has been presented through the resistance study using TCAD simulation. The proposed method make it possible to extract effectively the optimized process window by analyzing the relation between the process parameters and parasitic resistance and through the sensitivity analysis of the parasitic resistance in each region of the device.

2. CALCULATION METHODOLOGY

Fig. 1 depicts four resistive components and current flows which must be considered in MOSFET devices[4]. As the decrease of the source current make drop the gate driving ability, the source region must be thoroughly analyzed. Among four resistive components, ① to ④ are parasitic resistances and each is classified as the contact resistance, the shunt resistance, the spreading resistance and the accumulation resistance. Junction (edge) must be carefully optimized in order that R_{accum} and R_{spread} do not increase significantly. $R_{contact}$ is also an important component which depends strongly on the silicide/Si contact resistivity(ρ_c) and source/drain structure. Hence, shallow junction formation requires highly optimized transistor structure in order to control the side-effects.




Fig. 1. The resistance part of the MOSFET.

3. PROCESS AND DEVICE CALIBRATION

To extract the substantial current values and quasi-fermi level in each region for the given process condition, the simulator calibration must be preceded in order that the results from the process and device simulation has the same doping level and the mobility value as those of the real device. In this paper, n/pMOS devices of which source/drain activation has been done by normal-RTA and spike-RTA, have been used as the targets of the calibration[5]. The results from the TCAD simulation show a good agreement with the electrical characteristics of the real device, based on the comparison between the simulation and measure for correlation of I_{dsat} versus I_{off} in Fig. 2. The solid lines in Fig. 2 represent measurement values for the real device, and the dotted lines describe the simulation values. The error between measure and simulation has been less than 15% for n/pMOS to which both the spike-RTA and normal-RTA have been applied. The spike-RTA shows the bigger total resistance compared to the normal-RTA due to the incomplete activation with the shallower junction depth. For both cases, the parasitic resistance is about

15% of the total resistance. Moreover, it is 17% of the channel resistance, which is similar to that introduced in ITRS[6].




Fig. 2. Idsat vs. Idoff co-relation curve of (a)nMOS, (b)pMOS

4. SEPERATION AND QUANTIFICATION

Fig. 3 shows the doping contour and the sheet resistance for the normal-RTA annealed pMOS device. The red contour lines represent the same doping concentration, and for the case of the pMOS device, the extension region is not shown to be indistinguishable from the source/drain region[7]. Futhermore, The reason why the junction of the extension region of the pMOS device is deeper than that of nMOS device is that it is difficult to make the shallow and abrupt doping profiles due to the TED (transient enhanced diffusion) for the boron impurities. The simulation value of the junction depth is about 1200 . Parasitic resistances are also separated according to the separated regions shown in figure 3. The green line represents the steep increase of sheet-resistance in the accumulation region, which means the parasitic resistance increases in proportion to the length of the accumulation region[8]. In case of pMOS, the parasitic resistance forms about 23% of the total resistance, and also comes to 30% of the channel resistance. The spreading resistance is about 18% of the total resistance. Since 65% of the parasitic resistance is Racc, the parasitic resistance value is found to be quite high. Becasue the boron profile in the tail region is not abrupt enough, the excessive overlap under the gate has the accumulation resistance

increased. Therefore, the parasitic resistance can shrink into its half similar to the case of nMOS, if the Racc, 15% of the total resistance, is half decreased.




Fig. 3. Junction contour and sheet-resistance of pMOS.

5. CONTACT RESISTIVITY

Cobalt silicide/silicon contact resistance is expected to be a large portion of the parasitic resistance. The current flows on the distributed paths from the extension to the contact, and the exact path depends on the doping profiles and the device structure. As silicidation consumes silicon atoms, the highly doped source/drain region could disappear or be located in the silicide area. In this case, the resistivity of the silicide or the highly doped silicon region depends on the doping level in the adjacent region to the silicide[9]. In Fig. 4, the contact resistivities of the n/pMOS devices have been calculated. The source/drain doping levels must be kept up more than $1E20$ for the nMOS and $6E19$ for the pMOS respectively to be in compliance with the ITRS standard.




Fig. 4. The contact resistivity depend on adjacent silicon doping concentration level.

The doping level in the silicon near the cobalt silicide has been analyzed using the SIMS(Secondary Ion Mass Spectroscopy) measurement. As shown in Fig. 5, for the pMOS, the severe segregation of boron impurities occurs in the silicon region adjacent to the cobalt silicide, which becomes more serious with the higher temperature of silicidation. Therefore, the initial ion-implantation energy, silicidation process condition, and the silicide thickness should be optimized to minimize the contact resistance. Additionally, the cross-sectional area of the current path must be maximized.




Fig. 5. Doping profile of CoSi_2 and silicon interface. (a) Boron impurity (b) Arsenic impurity

CONCLUSIONS

This paper has analyzed the resistive components of the contact which lowers the device performance. A flow has been proposed to obtain the sheet resistance at each node with the current values and quasi-Fermi levels calculated by the calibrated TCAD simulation. The rate between the channel resistance and the parasitic resistance as well as four parasitic resistive components and their relation for the normal and spike-RTA annealed n/pMOS devices, has been extracted to find optimized process condition. Also, this work has presented the methods to optimize the contact resistivity depending on the doping level in the silicon adjacent to the cobalt silicide region. The proposed method can make it possible to obtain effectively the process window to minimize the parasitic resistance for the high speed devices.

References

- [1] S. Wolf, Silicon Processing for the VLSI Era – Volume 4, Lattice Press, California, 2002.
- [2] C.M. Osburn, K.R. Bellur, "Low parasitic resistance contacts for scaled ULSI devices," Thin Solid Films 332, pp.428-436, 1998.
- [3] J.D. Plummer, "Issues in Ultra Shallow Junction Fabrication : Dopant Activation and Effect Kinetic," USJ2001, pp15-22, 2001.
- [4] K. K. Ng and W. T. Lynch, Analysis of the gate-voltage-dependent series resistance of MOSFETs. IEEE Trans. Electron Devices, vol. 33, pp. 965-972, July 1986.
- [5] J. O. Borland, "Low Temperature Shallow Junction Formation For 70nm Technology Node And Beyond," Mat. Res. Soc. Symp. Proc. Vol. 717, Materials Research Society, C1.1.1, 2002.
- [6] ITRS (International Technology Roadmap for Semiconductors), SIA, 2003.
- [7] Y. Taur, MOSFET channel length Extraction and interpretation, IEEE Trans. Electron Devices, vol. 47, pp. 160-170, Jan. 2000.
- [8] S.D.Kim, C.M.Park and J. Woo, "Advanced Model and Analysis for Series Resistance in Sub-100nm CMOS including Poly-depletion and overlap doping gradient effect," IEDM '00, pp.723-726, 2000.
- [9] M. Y. Kwong, C. H. Choi, R. Kasnavi, P. Griffin and F. Dutton, "Series Resistance Calculation for Source/Drain Extension Regions Using 2-D Device Simulation," IEEE Trans. ED, vol.49, No. 7, July, 2002.