

# A Study on Constructing Digital Logic Systems based on Edge-Valued Decision Diagram

Chun-Myoung Park \*

\* Dept. of Computer Engineering, School of Electrical Electronic and Information Engineering,  
Chungju National University, Chungju City, 380-702, Korea  
Tel : +82-42-841-5341 Fax : +82-41-841-5340 E-mail: cmpark@chungju.ac.kr

## Abstract:

This paper presents a method of constructing the digital logic systems(DLS) using edge-valued decision diagrams(EVDD). The proposed method is as following. The EVDD is a new data structure type of decision diagram(DD) that is recently used in constructing the digital logic systems based on the graph theory. Next, we apply EVDD to function minimization of digital logic systems. The proposed method has the visible, schematical and regular properties.

**Key Words :** Digital Logic Systems, Decision Diagram, Edge-Valued Decision Diagram, Function Minimization

## 1. INTRODUCTION

In recently, the method coming up important method that constructing the digital logic systems<sup>[1,2]</sup> based on graph theory<sup>[3-5]</sup>.

S.B.Aker<sup>[6]</sup> defined concept firstly of decision diagram(DD) that is directed acyclic graph(DAG) type, also derived binary decision diagram(BDD) from above DD.

R.E.Bryant<sup>[7]</sup> research firstly the Boolean function construction and function minimization using BDD that was proposed by S.B.Akers.

Also, Yung-Te Lai etal<sup>[8]</sup> and S.B.K. Vrudhula etal<sup>[9]</sup> propose binary edge-valued decision diagram(EVBDD) that improved BDD's drawback.

That has advantage higher state instead of Boolean function representation expression, also hierarchical verification. Therefore EVBDD has canonical representation characteristics.

Also, D. M. Miller<sup>[10]</sup> propose firstly multiple-valued<sup>[11,12]</sup> decision diagram which extended the binary decision diagram.

This paper propose algorithm of constructing the multiple-valued edge-valued decision diagram(MVEVDD) that extended EVBDD, also propose a method of constructing the digital logic systems after minimizing the p-valued n variable function.

This paper's organization is as following.

In section 2, we discuss properties of graph in order to analysis and synthesis decision diagram, also discuss the concept function minimization using decision diagram.

In section 3, we discuss the properties and variable valued extension of binary decision diagram.

In section 4, we discuss mathematical background for edge-valued decision diagram.

In section 5, we discuss the algorithm of multiple-valued edge-valued decision diagram from binary edge-valued decision diagram.

Also, in section 6, we discuss multiple variable extension based on above section 4 and section 5.

In section 7, we apply our proposed algorithm to some example, then we compare and investigate result with reference.

In section 8, we summary characteristics of our edge-valued decision diagram, also we prospect future research fields.

## 2. PROPERTIES OF DECISION DIAGRAM

In this section, we discuss properties of graph in order to analysis and synthesis decision diagram, also discuss the concept function minimization using decision diagram.

### 2.1. Properties of Graph

The graph represented as following expression (2-1) in generally.

$$G(V,E) \quad (2-1)$$

Where, V is finite set of nonempty node, and E is set of two subset branch in node set.

Also,  $|V|$  is order of graph and means number of node,  $|E|$  is size of graph and means number of branch.

In case of set for all node that placed adjacently node we call neighbored  $N(V)$ , also we call degree of node  $\text{deg}(V)$  in case of number of node that happened in node V.

Specially, we call  $\text{dsg}_G(V)$  that happened in graph G.

If node V placed in level k, we call child that placed in adjacently in level k+1, also we call parent that placed in adjacently in level k-1.

You can see references<sup>[3-5]</sup> in case of any other properties besides above properties.

## 2.2. Decision Diagram

Decision diagram is directed acyclic graph, also use parent node and children node, and node means logic variable and branch means input variable. The node of end was called terminal node, and means logic constant. Also, the node of starting was called root node and the other nodes are called non-terminal node and mean variables.

Each branch from each node have logic variable in relation to its node and branch. The node in relation to any logic variable be able to multiple presence, and branch from each node is equal to number of input variable.

Decision diagram has tree property, node of 1<sup>st</sup> level must one, also sub-tree occurred as much as input variable from root node. Decision diagram was changed according to sequence of variable that mean node, also multiple decision diagram exit for one logic variable. The terminal node's value equal to function's value. We refer to references besides above properties of decision diagram.

## 2.3. Function Minimization using by Decision Diagram

The decision diagram is visible for representation of logic function, and function minimization or simplification is easy using decision diagram.

The number of nodes over BDD is equal to gate when we design logic circuit, therefore reduction of node over decision diagram is function minimization.

In generally, BDD that was constructed with  $n$  variables have  $2^{n+1}-1$  node and  $2^n$  terminal nodes.

Therefore, minimization processing and ordering variable are important factors.

## 3. BINARY EDGE-VALUED DECISION DIAGRAM

In this section, we discuss properties of edge-valued binary decision diagram (EVBDD) and variable extension of EVBDD.

### 3.1. Edge-Valued Binary Decision Diagram

EVBDD have advantage for handling integer operation and Boolean expression but BDD have handling only Boolean expression.

### 3.2. Variable value Extension of EVBDD

EVBDD' node have each variable allocation, then edge was defined according to variable value. Variable have all  $\{0,1\}^n$ 's value, if variable have constant input instead of binary value, variable must represent binary vector.

## 4. MATHEMATICAL BACKGROUND

In this section, we discuss important mathematical properties that used in opened this paper.

### 4.1. Literal

We define following definitions in order that we extend from binary over BDD to multiple-valued.

[Definition 4-1]

Let  $X_i$  is multiple-valued variable which have any value among set  $P_i = \{0, 1, 2, \dots, (P-1)\}$ .

For any subset  $S_i \subseteq P_i$ ,  $X_i^{S_i}$  is literal which represent the following expression (4-1).

$$X_i^{S_i} = \begin{cases} 1 & \text{if } S_i \in X_i \\ 0 & \text{if } S_i \notin X_i \end{cases} \quad (4-1)$$

### 4.2. Reed-Muller Expansion

In case of general  $P$ -valued  $n$  variable extension, we use Reed-Muller expansion (RME) which extended Boolean arithmetic operation using by mod arithmetic operation. Also we derived general expression of multiple-valued edge-valued decision diagram from that.

The Boolean arithmetic operation is represented by following expression (4-2), because that logic sum and logic product in Boolean arithmetic operation be able to replace with mod2 sum and mod2 product,

$$F(X_1, X_2, \dots, X_{n-1}, X_n) = \sum_{i=0}^{K-1} C_i X_1^{e_{i,1}} X_2^{e_{i,2}} \dots X_{n-1}^{e_{i,n-1}} X_n^{e_{i,n}} \quad (4-2)$$

where,  $K=2^n$  and  $\sum$  is mod2,  $e_{i,j} (i=0,1,\dots,2^n-1; j=1,2,\dots,n)$  is 0 or 1, also  $C_i$  is constant.

On the other hand,  $C_i$  obtained using by following expression (4-3)

$$T \begin{bmatrix} T_{n-1}0 \\ T_{n-1}T_{n-1} \end{bmatrix} \quad (4-3)$$

$$\text{Where, } T_i = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

## 5. MULTIPLE-VALUED EDGE-VALUED DECISION DIAGRAM

### 5.1. Definition of MVEVDD

[Definition 5-1]

MVEVDD was constructed with pair  $\langle C, F \rangle$ , where  $C$  is constant and  $F$  has a node following two case.

- (1) one terminal node which was represented by  $0$
- (2) Non terminal node  $V$  was constructed  $P+2$  tuple  $\langle \text{variable}(V), \text{child}_1, \text{child}_{m,1}(V), \dots, \text{child}_{m,P,2}(V), \text{child}_r(V), \text{value} \rangle$ , where  $\text{variable}(V)$  is multiple-valued variable.

[Definition 5-2]

$P$ -valued edge-valued decision diagram  $\langle C, F \rangle$  represent arithmetic operation  $C + \Psi$ , where  $\Psi$  is function which represent by  $F$ .

Also,  $0$  means constant function),  $\langle X, 1, (m,1), (m,2), \dots, (m,P-2), r, v \rangle$  is arithmetic operation function  $X(1+v) + (X-1)_{m,1} + \dots + (X-(P-2))_{m,P,2} + (X-(P-1))$

### 5.2. Conversion Expression

For example, the following expression is  $P$ -valued 3 variable conversion expression.

$$F(X_1, X_2, X_3) = \beta + X_1[\delta_1 + X_2\{\zeta_1 + (\zeta_2 + \zeta_4)X_3\}] + \sum_{j=0}^{P-1} (X_2-j) \delta_3 X_3 + \sum_{i=0}^{P-1} \sum_{j=0}^{P-1} (X_1-j)[X_2\{\delta_2 + \zeta_2\} + (X_2-j) \delta_3 X_3]$$

### 5.3. Algorithm of generation MVEVDD from EVBDD

In this section, we discuss the algorithm of generation multiple-valued edge-valued decision diagram from edge-valued binary decision diagram.

[STEP 1] Insert middle edge for the purpose to make node which  $P$  tuple  $\langle X, 1, m_1, \dots, m_{P-2}, r, v \rangle$  which represent arithmetic operation of MVEVDD.

[STEP 2] After insert middle edge, convert arithmetic operation function at each node to  $X(1+v) + (X-1)_{m,1} + \dots + [X-(P-2)]_{m,P,2} + [X-(P-1)]_r$ .

[STEP3] Apply threshold detector to each node, the result was represented in following expression (5-1).

$$X = 1 \text{ if } X=m \\ 0 \text{ Otherwise} \quad (5-1)$$

The expression (5-1) has logic 1 in case of input variable's value is  $P$ -valued, and has 0 in any other case.

## 6. MVEVDD EXTENSION IN MULTIPLE VARIABLE

The number of coefficient for each degree in  $n$ -variable function expansion is as following expression (6-1).

$${}_n C_0 + {}_n C_1 + \dots + {}_n C_{n-1} + {}_n C_n = \sum_{i=0}^n {}_n C_i = 2^n - 1 \quad (6-1)$$

therefore, expression (4-2) can expressed in following expression (6-2).

$$F(X_1, X_2, \dots, X_{n-1}, X_n) = C_0 + \sum_{i=0}^{K-1} C_i X_1^{ei,1} X_2^{ei,2}, \dots, X_n^{ei,n} \quad (6-2)$$

The processing of edge-valued according variable  $X(i=1, 2, \dots, n)$  is as following.

$$F|_{X_i}(i=1, 2, \dots, n) \quad (6-3)$$

First, we extended  $P$ -valued case.

$$F|_{X_i} = C_0 + X_1(C_1 + \sum_{i=2}^{K-1} C_i X_2^{ei,1} X_3^{ei,2}, \dots, X_{n-1}^{ei,n-1} X_n^{ei,n} + \sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n}) + (1-X_1)(\sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n}) \quad (6-4)$$

$$F|_{X_i} = C_0 + X_1(C_1 + \sum_{i=2}^{K-1} C_i X_2^{ei,1} X_3^{ei,2}, \dots, X_{n-1}^{ei,n-1} X_n^{ei,n})$$

$$X_n^{ei,n} + \sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n}$$

$$+ (X_1-1)(\sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n})$$

$$+ (X_1-2)(\sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n})$$

$$+ (X_1-(P-1))(\sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n})$$

$$= C_0 + X_1(C_1 + \sum_{i=2}^{K-1} C_i X_2^{ei,1} X_3^{ei,2}, \dots, X_{n-1}^{ei,n-1} X_n^{ei,n})$$

$$+ \sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n})$$

:

:

$$+ \sum_{g=1}^{m-1} (X_1-g) \left( \sum_{j=2}^{K-1} C_j X_2^{ej,1} X_3^{ej,2}, \dots, X_{n-1}^{ej,n-1} X_n^{ej,n} \right) \quad (6-5)$$

where,  $K=2^n$

Here, we put  $F|_{X_0=0} = F|_0 = C_0$  for constant term, generalized n-variable expression is as following.

$$F(X_1, X_2, \dots, X_{n-1}, X_n) = \sum_{i=0}^{m-1} F|_{X_1} \quad (6-6)$$

Here,

$$F|_{X_0=0} = F|_0 = C_0$$

$$F|_{X_1} = \sum_{i=1}^{K-1} C_i X_1^{ei,1} X_2^{ei,2}, \dots, X_{n-1}^{ei,n-1} X_n^{ei,n}$$

$$F|_{X_2} = \sum_{i=2}^{K-1} C_i X_2^{ei,1} X_3^{ei,2}, \dots, X_{n-1}^{ei,n-1} X_n^{ei,n}$$

:

$$F|_{X_{n-1}} = \sum_{i=n-1}^{K-1} C_i X_{n-1}^{ei,n-1} X_n^{ei,n}$$

$$F|_{X_n} = \sum_{i=n}^{K-1} C_i X_n^{ei,n}$$

Where,  $K=2^n$

$$F|_{X_1} = X_1(C_1 + F|_{X_2} + F^*|_{X_2}) + \sum_{g=1}^{P-1} (X_1-g) F^*|_{X_2}$$

$$F|_{X_2} = X_2(C_2 + F|_{X_3} + F^*|_{X_3}) + \sum_{g=1}^{P-1} (X_2-g) F^*|_{X_3}$$

:

$$F|_{X_{n-1}} = X_{n-1}(C_{n-1} + F|_{X_n} + F^*|_{X_n}) + \sum_{g=1}^{P-1} (X_{n-1}-g) F^*|_{X_n} \quad (6-7)$$

Here,  $F|_{X_0=0} = F|_0 = C_0$ , and  $F^*|_{X_i}$  is function which have non-edged branch.

Therefore, the generalized P-valued n-variable edged function can be represented as following.

$$F(X_1, X_2, \dots, X_{n-1}, X_n) =$$

$$F|_{X_i} = X_i(C_i + F|_{X_{i+1}} + F^*|_{X_{i+1}}) + \sum_{g=1}^{P-1} (X_{n-1}-g) F^*|_{X_{i+1}} \quad (i=1, 2, \dots, n) \quad (6-8)$$

The following figure 6-1 depicted above MVEVDD.




Fig. 6-1. General structure of P-valued n-variable MVEVDD.

## 7. COMPARISON AND DISCUSSION

In this section, we apply our proposed method to some example, we compare with result and investigate its result.

For example, we apply our algorithm for obtaining edge-valued decision diagram to Function  $F(X_1, X_2, X_3) = -2 + 5X_2 + X_2X_3 + 3X_1X_2 + 4X_1X_2X_3 - 2X_1X_3 + X_3$ . Next, we obtain the transformation expression for EVBDD and EVTDD.

First, we transfer function to EVBDD, it is as following.

$$F(X_1, X_2, X_3) = -2 + 5X_2 + X_2X_3 + 3X_1X_2 + 4X_1X_2X_3 - 2X_1X_3 + X_3 \\ = -2 + X_2[(5 + X_1(3 + X_3(4))) + (1 - X_1)(X_3(2))] + (1 - X_2)[X_1(X_3(-1)) + (1 - X_1)(X_3(1))] \quad (7-1)$$

Next, we transfer function to EVTDD, it is as following.

$$F(X_1, X_2, X_3) = -2 + X_2[5 + X_1(3 + X_3(4)) + (X_1 - 1)(X_3(2)) + (X_1 - 2)(X_3(2))] + (X_2 - 1)[X_1(X_3(-1)) + (X_1 - 1)(X_3(1)) + (X_1 - 1)(X_3(1))] + (X_2 - 2)[X_1(X_3(-1)) + (X_1 - 1)(X_3(1)) + (X_1 - 2)(X_3(1))] \quad (7-2)$$

Table 7-1. The comparison table for each DDs

	BDD	EVBDD	Constant input EVBDD	Constant input EVTDD
Number of Node	$2^{n+1}-1$	$2^n$	$N \bullet (2^n - 1)$	$(n-1) \bullet (2^n - 1)$

Table 7-2. The comparison table between this paper method and previous methods

	Edge-valued DD	Applied Function	Regularity & Schematics
Y.T.Lai et al	EVBDD	Boolean Function	• ▲
S.B.K. Vrudhula et al	EVBDD	Boolean Function	▲
This paper	MVEVDD	P-Valued n-variable Function	●

Remarks 1 :

EVBDD : Edge-Valued Binary Decision Diagram  
 EVTDD : Edge-Valued Ternary Decision Diagram  
 MVEVDD : Multiple-Valued Edge-Valued Decision Diagram

Remarks 2 :

▲ : Available part  
 ◎ : Some good  
 ● : Good

### 8. CONCLUSION

This paper present a method of constructing P-valued n-variable digital logic systems using multiple-valued edge-valued decision diagram which extended the concept of binary decision diagram and its new data structure edge-valued decision diagram. The proposed method is more regularity For the future, it require the more general type of MVEVDD, also we apply proposed method to any other digital logic design techniques.

### References

- [1] D. Green, *Modern Logic Design*, Addison-Wesley Publishing Company, 1988.
- [2] R. J. McEliece, *Finite Fields for Computer Science and Engineers*, Kluwer Academic Publishers, 1987
- [3] R. Gould, *Graph Theory*, The Benjamin / Cummings Publishing Company, Inc. 1988.
- [4] R. J. Wilson and J. J. Watkins, *GRAPH an Introductory Approach*, John Wiley & Sons, Inc. 1990.
- [5] D. B. West, *Introduction to Graph Theory*, Prentice-Hall, 1996.
- [6] S. B. Aker, "Binary Decision Diagrams," *IEEE Trans. Comput.*, vol.C-27, no.6, pp.509-516, Jun. 1978.
- [7] R. E. Bryant, "Graph-Based Algorithms for Boolean Function manipulations," *IEEE Trans. Comput.*, vol.C-35, no.8, pp.677-691, Aug. 1986.
- [8] Yung-Te Lai and sarma Satry, "Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification" 29<sup>th</sup> ACM/IEEE Design Automation Conference, pp.608-613, 1992.
- [9] Yung-Te Lai, M. Pedram and S. B. K. Vrudhula, "Formal Verification using Edge-Valued Binary Decision Diagrams," *IEEE Trans. On Computers*, vol.45, no.2, Feb. 1996.
- [10] D. M. Miller, "Multiple-Valued Logic Design Tools," *IEEE Proc. Of Symposium on Multiple-Valued Logic*, Sacramento, California, pp.2-11, may. 1993
- [11] Davis C. Rine, *Computer Science and Multiple-Valued Logic Theory and Applications*, North-Holland Publishing Company, 1977.
- [12] G. Epstein, *Multiple-Valued Logic : an Introduction*, Institute of physics publishing , 1993.