Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- summer
- /
- Pages.70-73
- /
- 2004
A Study on Place and Route for FPGA using the Time Driven Optimization
- Yi Myoung Hee (Korea Power Exchange) ;
- Yi Jae Young (Technical Univ.) ;
- Tsukiyama Shuji (Chuo University) ;
- Laszlo Szirmay (Technical Univ.)
- Published : 2004.08.01
Abstract
We have developed an optimization algorithm based formulation for performing efficient time driven simultaneous place and route for FPGAs. Field programmable gate array (FPGAs) provide of drastically reducing the turn-around time for digital ICs, with a relatively small degradation in performance. For a variety of application specific integrated circuit application, where time-to-market is most critical and the performance requirement do not mandate a custom or semicustom approach, FPGAs are an increasingly popular alternative. This has prompted a substantial amount of specialized synthesis and layout research focused on maximizing density, minimizing delay, and minimizing design time.