

Pt/Bi_{3.25}La_{0.75}Ti₃O₁₂/CeO₂/Si 구조를 이용한 MFISFET의 구조 및 전기적 특성

김경태^{*}, 김창일^{*}, 이철인^{***}, 김태형^{***}

^{*}중앙대학교, ^{**}안산공대, ^{***}여주대학

Structural and electrical properties of MFISFET using a Pt/Bi_{3.25}La_{0.75}Ti₃O₁₂/CeO₂/Si structure

K. T. Kim^{*}, C. I. Kim^{*}, C. I. Lee^{***}, T. A. Kim^{***}

^{*}Chung-Ang Univ., ^{**}Ansan college, ^{***}Yeoju Technical College.

Abstract - The metal-ferroelectric-insulator-semiconductor (MFIS) capacitors were fabricated using a metalorganic decomposition (MOD) method. The CeO₂ thin films were deposited as a buffer layer on Si substrate and Bi_{3.25}La_{0.75}Ti₃O₁₂ (BLT) thin films were used as a ferroelectric layer. The electrical and structural properties of the MFIS structure were investigated by varying the CeO₂ layer thickness. The width of the memory window in the capacitance-voltage (C-V) curves for the MFIS structure decreased with increasing thickness of the CeO₂ layer. Auger electron spectroscopy (AES) and transmission electron microscopy (TEM) show no interdiffusion by using the CeO₂ film as buffer layer between the BLT film and Si substrate. The experimental results show that the BLT-based MFIS structure is suitable for non-volatile memory field-effect transistors (FETs) with large memory window.

1. 서 론

Memory device using ferroelectric may be categorized into ferroelectric random access memory (FRAM), dynamic random access memory (DRAM), metal-ferroelectric-semiconductor field-effect transistors (MFS-FETs), where a ferroelectric film is used as a gate insulator [1]. Ferroelectric thin films such as Bi-based layered perovskite (SrBi₂Ta₂O₉ (SBT), Bi₄Ti₃O₁₂ (BTO), Bi_{3.25}La_{0.75}Ti₃O₁₂ (BLT), etc.) and Pb(Zr,Ti)O₃ (PZT) thin films have been extensively investigated for non-volatile FRAM devices. The PZT films have some serious problem such as the imprint, retention and fatigue which ferroelectric properties are degraded by repetitive polarization switching. The SBT films have fatigue-free characteristic. However it has a high processing temperature of above 800 °C and a low remanent polarization [2, 3]. Among them, BLT thin films have advantages such as highly fatigue resistant characteristic, low processing temperature, and large remanent polarization. In this respect, BLT films are considered for the MFS-FETs. Because non-volatile memories using MFS-FETs make non-destructive operation possible, rewriting for

destroyed information is not needed [4, 8]. However, the MFS-FETs that ferroelectric film deposited directly on Si substrate without inserting an electrode have been some problems such as the formation of an amorphous SiO₂ layer with a low dielectric constant at the ferroelectric film/Si interface and interdiffusion between the ferroelectric film and Si substrate [5, 9]. To suppress them, a metal-ferroelectric - insulator - semiconductor (MFIS) structure has been demonstrated. The most important thing in developing a MFIS structure is to find a good insulator that acts as a buffer between the Si substrate and the ferroelectric material. The insulating buffer layer such as CeO₂, ZrO₂, and Y₂O₃ have relative high dielectric constants of 10 to 20 ranges, low leakage current, good interface characteristics, and compatibility [6, 10]. Among them, the CeO₂ is used as an insulating buffer layer because it is chemically stable at very high temperature and the lattice mismatch with Si is quite small [7].

In this paper, the CeO₂ and BLT film were fabricated using a metalorganic deposition (MOD) method, the CeO₂ was deposited as a buffer layer on Si substrate, and BLT thin films were used as a ferroelectric layer. In order to show that the BLT-based MFIS structure is suitable for non-volatile memory FETs with large memory window, the electrical and structural properties of the MFIS structure were investigated by varying the CeO₂ layer thickness.

2. 실험

P-Si substrates to deposit the CeO₂ film were cleaned by RCA in order to eliminate the native silicon oxide. First, CeO₂ thin films were prepared on the Si substrates using the MOD method. Precursor of cerium acetylacetonate hydrate [Ce(CH₃COCHCHCH₃)₃x-H₂O] and solvent of methanol [CH₃OH] were used. BLT thin films were also prepared using the MOD method. Precursors of

bismuth acetate $[\text{Bi}(\text{CH}_3\text{CO}_2)_3]$, lanthanum-acetate hydrate $[(\text{CH}_3\text{CO}_2)_3\text{La} \cdot x\text{H}_2\text{O}]$, and titanium iso-propoxide $[\text{Ti}(\text{OCH}(\text{CH}_3)_2)_4]$ and solvents of an acetic acid $[\text{CH}_3\text{CO}_2\text{H}]$ and 2-methoxyethanol $[\text{CH}_3\text{OCH}_2\text{CH}_2\text{OH}]$ were used.

The CeO_2 films were deposited using spin coating onto Si substrates at room temperature, dried at 400 °C for 10 min to remove organic material. The BLT films were also deposited using spin-coated onto Si substrates and the CeO_2/Si substrates at room temperature, dried at 400 °C for 10 min to remove organic material, respectively. The CeO_2 films were adjusted in a range from 10 to 40 nm by a repetition of these processes. The final thickness of BLT film was 200 nm. In order to crystallize the films, the pre-baked CeO_2 and BLT were annealed at 700 °C and 650 °C for 1 h in oxygen ambient, respectively. Pt as the top electrode material of 300 nm diameter was sputtered through a shadow mask on the BLT films.

X-ray diffraction (XRD) was used to determine the phase of the BLT thin films and the CeO_2 layer. The morphology of the films and the interface structures of the BLT and the CeO_2 layers were investigated by field emission scanning electron microscopy (FE-SEM) and transmission electron microscopy (TEM), respectively. The depth profile of the BLT/ CeO_2 /Si structure was analyzed by Auger electron spectroscopy (AES). The polarization-electric field (P-E) hysteresis of the BLT film was measured using RT66A. The high frequency C-V characteristics of the CeO_2/Si and the BLT/ CeO_2 /Si were measured using a HP 4192 impedance analyzer with 1 MHz and a sweep speed of 0.2 V/s.

3. 본 론

Figure 1 represents the XRD patterns of (a) CeO_2 film deposited on Si substrates, (b) BLT films deposited on CeO_2/Si and (c) BLT films deposited on Si substrates. As shown in Fig. 1(a), the CeO_2 film showed the (311) diffraction peak, which was conformed to a cubic fluoride consistent with the joint committee of powder diffraction standard (JCPDS) cards. The BLT film deposited on the Si substrates shows the typical XRD patterns of BTO layered perovskite polycrystalline structure. Secondary phases or preferred orientations were not observed and the BLT film deposited on the CeO_2/Si has the same polycrystalline phase without the change. In Fig. 1(b), the (311) peak of CeO_2 film is considered that be heaped up the (173)/(371) peak of BLT film which moved due to the generated stress for annealing.

Electrical properties of BLT/ CeO_2 /Si structures were characterized by the high frequency C-V

measurements. Figure 3 shows C-V characteristic of a Pt/BLT/ CeO_2 /Si structure, measured for different thicknesses of the CeO_2 film. The insert displays the memory window of Pt/BLT/ CeO_2 /Si structure, measured at the corresponding thicknesses of the CeO_2 film. The thickness of CeO_2 film varies from 20 nm to 40 nm and the thickness of BLT film is fixed at 200 nm. The applied voltage was swept at the speed of 0.2 V/s from +5 V to 5 V and from 5 V to +5 V. The C-V curve shows a hysteresis loop with a counterclockwise trace due to the ferroelectric polarization reversal of the BLT film and varies from the accumulation to the inversion state. The C-V curve shows the parallel shift from an ideal state along the positive voltage-axis. The equivalent sheet surface charge is induced by the dipole moment of the ferroelectric. The BLT film is considered to have caused the voltage shift in those structures. The width of the memory window in the C-V curves for the MFIS structure decreases with increasing thickness of the CeO_2 layer see insert Fig. 2. The memory window of Pt/BLT/ CeO_2 /Si structure has the large value for the CeO_2 film of 20 nm thickness. The memory window is related to the mobile ions, coercive field and saturation level of the polarization, and is affected by the crystal orientation, film thickness and grain size of the ferroelectric thin film.

Figure 4 shows the 1 MHz C-V characteristics of BLT/ CeO_2 /Si and BLT/Si structure. The thickness of CeO_2 and BLT film is 20 and 200 nm, respectively. The applied voltage was swept at the speed of 0.2 V/s from +5 V to 5 V and from 5 V to +5 V. As shown in Fig. 4, the memory window of BLT/ CeO_2 /Si and BLT/Si was about 2.82 V and 2.3 V, respectively. The BLT/ CeO_2 /Si structure using CeO_2 film as insulating buffer layer can obtain good characteristics for the memory window and capacitance than BLT/Si structure.

Figure 3 shows the C-V characteristic with different voltage sweep for the each applied voltage of Pt/BLT(200 nm)/ CeO_2 (20 nm)/Si structure. The insert shows the memory window for the each applied voltage of Pt/BLT(200 nm)/ CeO_2 (20 nm)/Si structure. The 1 MHz C-V characteristic was measured corresponding to applied voltage from 3 V to 7 V. The memory window increases with the applied voltage under the same thickness of the CeO_2 film, see insert in Fig. 5. It is considered that the polarization and the coercive voltage of ferroelectric is being increased the increasing applied voltage, and thus the memory window is also increase.

In order to verify the effect of the CeO_2 film as a buffer layer, the depth profile of BLT(200

nm)/CeO₂(40 nm)/Si structure has been measured by AES. AES operation conditions are that Ar sputtering ion, the speed of 303Å/min for SiO₂, the electron accelerating voltage of 10 kV, and the base pressure of 5×10⁻¹⁰ torr. Figure 4 shows the AES depth profile of BLT/CeO₂/Si structure. Generally, there are some problems such as the formation of an amorphous SiO₂ layer with a low dielectric constant at the ferroelectric film/Si interface and interdiffusion between the ferroelectric film and Si substrate. As shown in Fig. 4, the concentration of the component (Bi, La, Ti) is nearly uniform through the whole film of the BLT thin films. There is no interdiffusion between the BLT film and Si by using the CeO₂ film as buffer layer. At the interface between the CeO₂ thin film and Si substrate, the SiO₂ layer of the about 10 nm is formed by the reaction of O and Si as shown in Fig. 4. It seems to form during the BLT annealing in oxygen. Also, the interface between the CeO₂ thin film and SiO₂ has the cerium silicate consisting of cerium, silicon, and oxygen. Therefore, if gate bias will be applied to the MFIS structure, the gate bias should be divided into the BLT, CeO₂ cerium silicate, SiO₂, and Si substrate, respectively.

Figure 5 shows a cross-sectional TEM image of the interface structure of BLT/CeO₂/Si sample. The CeO₂ film of 6 nm is uniformly deposited on Si substrate. Also, it is evident that interdiffusion at the ferroelectric film/Si interface does not occur and an amorphous SiO₂ layer of the 5 nm and the cerium silicate of the 2 nm are present. It is considered that the CeO₂ layer prevents diffusion of Si atoms into the BLT film and charge injection and ion drift effects are negligibly small. For the formation of SiO₂ layer, the source of the oxygen species should be the annealing ambient gas and CeO₂ film itself. Thus, the thickness of the SiO₂ layer in the Figure 4 is more larger than the SiO₂ layer in the Figure 5 because the thickness of CeO₂ film in the Figure 4 and 6 is 40 nm and 6 nm, respectively. As a result, although the SiO₂ exists between the CeO₂ and the Si substrate, the CeO₂ film is suitable as an insulating buffer layer for MFIS structure.

4. 결 론

MFIS structure of Pt/BLT/CeO₂/Si using the BLT film as ferroelectric layer and the CeO₂ film as insulating buffer layer were fabricated by MOD and spin-coated method. The CeO₂ film has only the (311) diffraction peak and BLT films show the typical XRD patterns of BTO layered perovskite polycrystalline

structure. The memory window of BLT/CeO₂/Si and BLT/Si was about 2.82V and 2.3 V, respectively. The memory window increases as applied voltage under the same thickness of the CeO₂ film. AES and TEM show no interdiffusion by using the CeO₂ film as buffer layer between the BLT film and Si substrate. The experimental results can be concluded that the BLT-based MFIS structure is suitable for non-volatile memory FETs with large memory window.

[참 고 문 헌]

- [1] J. F. Scott, C. A. Araujo, Science 246 (1989) 1400.
- [2] K. Nagashima, T. Hirai, H. Koike, Y. Fujisaki, Y. Tarui, J. Appl. Phys. 35 (1996) 1680.
- [3] H. N. Lee, A. Visinui, S. Senz, C. Harnagea, A. Pignolet, D. Hesse, U. Gsele, J. Appl. Phys. 88 (2000) 6658.
- [4] T. Hirai, K. Teramoto, K. Nagashima, H. Koike, Y. Tarui, J. Appl. Phys. 34 (1995) 4163.
- [5] T. Kijima, Y. Fujisaki, H. Ishiwar, J. Appl. Phys. 40 (2001) 2977.
- [6] Y. T. Kim, D. S. Shin, Appl. Phys. Lett. 71 (1997) 3507.
- [7] M. B. Lee, T. Ohnishi, T. Maeda, M. Kawasaki, J. Appl. Phys. 36 (1997) 6500.
- [8] B. K. Moon, H. Ishiwar, E. Tokumitsu, M. Yoshimoto, Thin Solid Films 385 (2001) 307.
- [9] D. Ito, T. Yoshimura, N. Fujimura, T. Ito, Applied Surface Science 159-160 (2000) 138.
- [10] K. J. Choi, W. C. Shin, S. G. Yoon, Thin Solid Films 384 (2001) 146.




Fig. 1. XRD patterns of (a) CeO₂/Si, (b) BLT/CeO₂/Si, (c) BLT/Si.




Fig. 2. Capacitance-voltage characteristic of Pt/BLT/CeO₂/Si structure measured with the different thickness of CeO₂ film (Insert for memory window of Pt/BLT/CeO₂/Si structure measured with the different thickness of CeO₂ film).




Fig.3. Capacitance-voltage characteristic of Pt/BLT (200nm)/Si and Pt/BLT/CeO₂ (20nm)/Si structure.




Fig.4. Capacitance-voltage characteristic of Pt/BLT/CeO₂/Si structures measured with different voltage sweeps (Insert for memory window of Pt/BLT/CeO₂/Si structures measured with different voltage sweeps).




Fig.5. AES depth profile of BLT/CeO₂ (40nm)/Si structure.




Fig.6. Cross-section TEM image of BLT/CeO₂ (20nm)/Si.