대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

CMOS 공정을 이용한 on-chip 인덕터 모델링과 이를 이용한 Dual Band RF 수신기 설계

On-chip Inductor Modeling in Digital CMOS technology and Dual Band RF Receiver Design using Modeled Inductor

  • 한동옥 (고려대학교 전자 컴퓨터공학과) ;
  • 추성중 (고려대학교 전자 컴퓨터공학과) ;
  • 임지훈 (고려대학교 전자 컴퓨터공학과) ;
  • 최승철 (고려대학교 전자 컴퓨터공학과) ;
  • 이승웅 (고려대학교 전자 컴퓨터공학과) ;
  • 박정호 (고려대학교 전자 컴퓨터공학과)
  • Han Dong Ok (Dept. of Electronics and Computer engineering, Korea University) ;
  • Choo Sung Joong (Dept. of Electronics and Computer engineering, Korea University) ;
  • Lim Ji Hoon (Dept. of Electronics and Computer engineering, Korea University) ;
  • Choi Seung Chul (Dept. of Electronics and Computer engineering, Korea University) ;
  • Lee Seung Woong (Dept. of Electronics and Computer engineering, Korea University) ;
  • Park Jung Ho (Dept. of Electronics and Computer engineering, Korea University)
  • 발행 : 2004.06.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper has researched on-chip spiral inductor in digital CMOS technology by modeling physical structure based on foundry parameter. To show the possibility of its application to RF design, we designed dual band RF front-end receiver. The simulated receiver have gain of 23/23.5 dB and noise figure of 2.8/3.36 dB at 2.45/5.25 GHz, respectively. It occupies $16mm^2$ in $0.25{\mu}m$ CMOS with 5 metal layer.

키워드