

[PP-05]

Measurement of Wall Voltage in Reset Discharge of Plasma Display Panel

Ki D. Park, Y. Jeung, Chung G. Ryu, Jae H. Choi, Soon B. Kim, Pill Y. Oh, Seung H. Jeon,
Eun H. Choi

Department of Electrophysics, Kwangwoon University, Seoul, Korea 139-701
parkkiduck21@hanmail.net

In AC plasma display, it is very important to quantify the wall voltage induced by the wall charge accumulated on the dielectric surface. If we know the quantities of the wall voltage in each period of every sequence; reset period, address period and sustain period, then it helps us to design the optimal driving waveform for high efficiency plasma display. The purpose of this study is to experimentally investigate the exact wall voltage profiles at each period of every sequence and then provide the basic data to driving sequence designer. We develop a new method to measure the wall voltage with VDS (Versatile Driving Simulator) system. The wall voltage has been experimentally measured at the reset period by this new method. The reset period in driving sequence of plasma display plays an important role in improvement of the display quality. All unit cells in panel is initialized and is settled to have same amount of wall charge in reset period of driving sequence, and stable initialization of wall charge state for all cells can improve the accuracy of writing discharge in address period. It is very important to know the wall voltage quantity and wall charge state for design of the optimal reset driving waveform, which enables perfect initialization.