한국전기전자재료학회:학술대회논문집 (Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference)
- 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.2
- /
- Pages.1188-1191
- /
- 2003
Locking Time과 Jitter 특성의 개선을 위한 PLL 설계에 관한 연구
A Study on the Design of PLL for Improving of Characteristics of Locking Time and Jitter
- Park, Jae-Boum (Korea Univ.) ;
- Park, Yun-Sik (Korea Univ.) ;
- Kim, Hwa-Young (Korea Univ.) ;
- Sung, Man-Young (Korea Univ.)
- 발행 : 2003.07.10
초록
In this paper, we focus our attention on the improvement of locking time and jitter parameter and propose the new structure of PLL which combined with the FVC, FOVI Matcher(FVC-Output and VCO-input Matching Circuit), Control Circuit and the conventional charge pump PLL. Using fast operation characteristics of the FVC, the circuit matching FVC-Output and VCO-input (FOVI Matcher) made to synchronize very fast. Fast locking time is usually required for application where the PLL has to settle rapidly if they switch from an idle mode to a normal mode and to track high-frequency data bit rate in data recovery systems. After a fast acqusition is achieved by the using the FVC, the conventional PLL operates for removing the phase error between the reference signal and the feedback signal. Therefore this structure can improve the trade-off between acquisition behavior and locked behavior.