# Technologies for 3-D-Assembly and Chiplevel Stack

Sept. 24, 2003

## Manabu Bonkohara Association of Super-Advanced Electronics Technologies

Phone: +81-3-5531-0120, e-mail: bonkohara@aset.tokyoinfo.or.jp

(C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization



## **Abstract**

Next Highly sophisticated communication generation of the Advanced Electronics and Imaging processing society will require a vast information volume and super high speed signal transport and information instruction.

This means that super high technology should be created for satisfying the demand. It's also required the high reliability of the communication system itself. It will be supported the new advanced packaging technology of the 3 Dimensional structured system and system integration technology. Here is introduced the new 3 Dimensional technology for IC and LSI packaging and Opt-electronics Packaging of ASET activity in Japan.

(C) ASET2003



- 1, Advanced packaging needs and Technology trend.
- 2, Electronic System-Integration Concept and ASET activity.
- 3. Research Target and its feature.
- 4, 3 Dimensional IC Packaging Technology R & D
- 5, 3D Opt-electronics Packaging Technology R &D
- 6, Wrap-up

(C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Advanced packaging needs and Technology trend. Technology Innovation Trend on Broadband Information and Computer Communication Main Technology Driver Ultra-High-speed Optical & Huge Instruction Communication Market Progress Potential Growth Felecommunication innovation & High-speed Optical Communication PC Technology **Opt-electronics İ** mode Internet **Visual Image Processing** www Computer MS om: Satellite Mutual ARPA net: Broadcasting & Windows Seamless Ethernet PPLE MAC Communication

1990 © ASET2003 A part of this work was Supported by New Energy and Industrial Technology Development Organization

2000


2010

1970

1980




## Electronics Production in Japan



, ASBT

## **Consumption of Package Type**






Packaging Technology Trend From K. Nishi Smaller, Thinner, Lighter Systemize DIP **QFP** CSP of Equipment Performance Mobile Phone Audio Visual TSOF Equipment\* Digital Video Camera) Mobile Phon Digital Still Camera PC Mobile Phone DIP Calculator PC /lemory Modul 71980 - 1985 T 1990 - 1995 2000 - 2000 2005 Smaller and Thinner Chip Scale Pin Insertion Surface Mount System packaging Area Array



## Various Types of CSPs

A part of this work was Supported by New Energy and Industrial Technology Development Organization

From K. Nishi



(c) ASET2003

(C) ASET2003

CSP=Chip Scale Package



## Various Types of SIP

From K. Nishi

1	Flat Type h Interposer	Wire Bonding Type Flipchip Type
Stacked Type	With Interposer	Wire Bonding Type + Flipchip Type  O Windows O
	Without Interposer	Stacked with Via Type

© ASET2003

SIP=System in package

A part of this work was Supported by New Energy and Industrial Technology Development Organization

## SET

Data Volume/Instruction

2010 year

## **Electronic System Integration**

Micro-system Packaging Trend 100 Tb/s Digital Image information processing & Mobile Computing **Transmission Speed** New Multi-Media Market 1 Tb/s Internet 100Gb/s Explosion! Data Opt-Electrics Volume Integration 10 Gb/s Optimum **E-SI Territory** 3D Integration **Current LSI** 1 Gb/s **High Speed LSI** Packaging Tech. MEMS & Optical Tech. Modert Super Connect 100Mb/s Micro Machine TSOP

(C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

2000

2005

1995



# Benchmarking of Strategic Activity U.S.A./E.U./S.E.A. Consortia


	Organization	Research & Development		
gh. s.	NIST (U.S.Depart.of Commerce)	mm wave,Laser, Opt-electronics ,Evaluation		
U	ARPA/ Sematech /MCC	Microelec .PKG,WLBI,CAD, Opt-interconnect .		
S	Georgia Tech.U.	MCM, Opt-electronics ,Packaging		
$\mathbf{A}$	Arkansus U.	Ultra-hi-Speed-PKG Design( GHz)		
	UCLA,Maryland U.	mm wave,Display, Opt-interconnect ,CAD		
	IVF (Sweden U.)	Elec .S.I.		
E	ESPRIT ( NETPACK,GOOD-DIE pj	Semi-con.PKG,FC,CSP,MCM,KGD Appli /Eval .		
L U	Berlin Tech.U./ Izm	Elec .S.I.		
U	Bluetooth (Sweden)	Short-Distance Wireless Communication		
	IMEC (Belgium)  LSI Design, Process, PKG, Training			
s	IME (Singapore)	LSI Design,Process,Test,PKG		
E	GINTEC (Singapore)	PKG, Gov.Investing to the venture		
A ITRI (Taiwan) Semi-con.PKG to System Design & S.I.		Semi-con.PKG to System Design & S.I.		

(C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


■ Electronic System-Integration Concept and ASET activity.








## **ASET Organization**



ASBT.







## **ASET** Member


April.2003 Advantest DIC E-S.I. Fuiitsu\* Hitachi\* **JEOL JSR** Sumitomo Chem. SPC Matsushita\* Nuflare Tech. Mitsui Chem. Mitsubishi\* ASM JPN Nikon NEC\* Sumitomo Heavy Ebara Oki\* **Toyota Motor** Komatsu Sanvo\* TEL Seiko Epson Sharp\* Anelva Sony\* NTT-AT\* Toshiba\* Ulvac Denso\* Spin out Hitachi Cable\* Rohm\* Canon **USHIO** Ibiden\* SamSung Elec. IBM JPN Gigaphoton Shinko Elec .\* Intel TI JPN Hitachi High tech. Taiyo Yuden\* Obavashi Shimizu Hitachi Kokusai Elec. Toppan\* Merck KGaA Taisei Horiba Merck Japan (C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization




■ Research Target and its feature.

## Relationship between Subjects





## Super-high Density E-S I Researching Plan




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization




## 3D LSI Packaging Technology Target





## **Opt-Electronics R&D Target**




A part of this work was Supported by New Energy and Industrial Technology Development Organization

#### Important Factors 100 SOP/QFP DIP 2D Chip-Chip Distance [mm] 10 **CSP** 3D Technology 1 1icromachine PKG 3D Center 0.1 3D Tru-Si 0.01 Chip 3D 0.001 20 0 60 100 Interconnection Pitch [µm] **Ultra-Fine Interconnection**

A part of this work was Supported by New Energy and Industrial Technology Development Organization

(C) ASET2003

# 3 Dimensional IC Packaging Technology R & D 3 D LSI Stacking Technology



© ASET2863dling of Ultra-Thin Chip

A part of this work was Supported by New Energy and Industrial Technology Development Organization



## 3D stacked LSI Via structure

Compared term	ASET	Tru-Si	Micro machine Center	
Structure	110 275			
Via Pitch	<b>2</b> 0μm	? (>100μm ?)	(162.5µm) (3500via/mm²)	
Chip-Chip Distance	~60µm	~60µm	~500µm	
Process(Via)	RIE	ADP* (isotropic)	Electropolishing (n-type, (100))	
Interconnection Method	Cu plating	Ex. Al Evp. Burried PI	Absorbing Melt metal	

<sup>(</sup>C) ASET2003

<sup>\*</sup> ADP: Absorbed Down-stream Plasma

A part of this work was Supported by New Energy and Industrial Technology Development Organization

# 3D LSI Stacked Technology Bench Marking

		3 D- I C Stacked in Wafer form	3 D stacked Chip stacked/thro. via	3 D stacked Chip Stacked/Side Metal	3 D stacked PKG Staced
Cross section view		Si Si 50 μm	Via hole Chip	Chip Side Metal	Interposer Chip Elec Meta 100~ 200 µ m
Stacke	d layer Nun	. 4	Min.5	4	2
Wire I	Length	0	0	×	. ×
Metal	Slection	0	o	×	× ×
	Si	0	0	0	0
Applic- ability	GaAs	×	0	0	0
Dinty	Opt-device	×	О	. 0	•
Stability	y/Reliability	Δ	0	0	0
Process	limitation	Have	None	None	None
Expected Yield		×	0	- o	0
Challer	ngea by	3D LSI national prj. ( 1981 ~ 1990 )	.c/SBT	USA Military	Many Co.

A part of this work was Supported by New Energy and Industrial Technology Development Organization

# 3D LSI Stacked Technology Bench Marking



		3 D- 1 C Stacked in Wafer form	3 D stacked Chip stacked/thro. via	3 D stacked Chip Stacked/Side Metal	3 D stacked PKG Staced
Cross section view		Chip SIO  5 μ m  Si 50 μ m	Via hole Chip	Chip Side Metal  300∼ 500 μ m	Interposer Chip Elec Meta 100~ 200 \(\mu\) m
Stacke	d layer Nun	. 4	Min.5	4	2
Wire I	_ength	0	0	×	×
Metal	Slection	0	0	×	×
ļ	Si	0	0	0	0
Applic- ability	GaAs	×	0	0	0
ability	Opt-device	×	<u> </u>	0	0
Stabilit	y/Reliability	Δ	0	0	0
Process limitation		Have	None	None	None
Expected Yield		×	0	0	0
Challenged by		3D LSI national prj. ( 1981 ~ 1990 )	.< <b>/SET</b>	USA Military	Many Co.

A part of this work was Supported by New Energy and Industrial Technology Development Organization



Probing Technology
20μm pitch Comparison of Probe Card

Туре	CanTilever	Membrane		Silicon
		Bump contact	TAB lead	Whisker
Structure 	Epoxy resin  Tungsten needle	Elastomer  Bump LSI electrode	TAB lead	Si whisker
Surface Finish	W, ReW, BeCu	Cu/ Ni/Au, Ni Alloy	Ni Alloy	Au, Pd
Probe Manufacturing	Soldering	Photolithography		
Diameter	25~50	50~80	25~50	10~100
Minimum Pitch	40	65	40	40
Position Accuracy	± 10	±5	±5	±5
Scrub Mark	15~20	1~5	20~25	1~5
20µm Advantage		No	YES	YES

(c) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

# Plasma CVD Barrier Metal /Seed Layer: CVD Top 0.14 0.12 0.12 Bottom

Conformally deposited inside the via hole © ASET2003



## Dry Etching Process

·Purpose : Cu plug formation and grinding damage removal





Fig. Cu plug form after back side dry etching Cu plug formation for 20µm pitch Cu electrode

(C) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization



## **Cross-sectional View of Microthin Underfill**




Cross-section of Si TEG-Interposer with Optimized-Filler Contained Resin

© ASET2003



■ 3D Opt-elecronics Packaging Technology R &D


## E-SI Target Opto-electro hybrid Integration



A part of this work was Supported by New Energy and Industrial Technology Development Organization




## Opto-electronics MCM Technology Map






## **Developments of OE-MCM**

- 1)Trial model for OE-MCM with CWDM Using 1.3μm Band 4λLD/PD array
- 2) High-precision optical alignment-free assembly LD/PD mounting on organic substrate using the Liquid-asisted batch self-aligned assembly (AuSn→AgSn220°C)
- 3 ) OE-MCM introduced film-waveguide lamination Alignment error 3.7µm (Ave ) → Application to MM OE-MCM
- 4) Waveguide using Photo-bleaching technology Waveguide Loss of 0.6dB/cm
- 5) New concept of OE-MCM Fundamental Research of Scalable film optical link MCM(SFOLM) for High-density MCM



Trial Model OE-**MCM** 

Image of SFOLM



(c) ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization



Assist

Plug

Connector

## **Developments of Multi Channel Connector**

#### **OPolymer Waveguide Connector for MCM**


- -Contact between Polymer Waveguide and fiber ferrule
- -Trial connector model :8ch Polymer waveguide on Si. Fiber connector: MT ferrule with locking fixture
- -Connection Loss of 0.46dB (Ave.),
- Loss increase of less than 0.56 dB after plug-in test of 100 times
- Right-angle Optical Connector for Backplane
- Right-angle: fiber bending Radius of 10 mm
- Connector housing with Floating and Self-lock Multi ferrule  $(8MT \times 4 = 32ch)$
- -Loss < 0.5dB, Reflection >40dB(with matching oil)
- Fiber Spring Assist Connector for Board
- -Ferrule less Connector using micro spring for fiber

physical contact (new type connector)

-Trial connector model:

Connector plug and Adaptor(6ch)

(C) ASER 0.53B, Reflection >38dB(without matching oil)





## **Developments of OE-Board**

#### Backplane Optical Fiber Board · Fiber Board for OE-Subrack Optical fiber 450mm - Assembling of newly developed, right-angled board assemble connector with small bending radius fiber. inside subrack High density wiring design for an enormous amount of fibers (\(\sigma 400\)) composing optical fiber board in back plane. Optical fiber board · High Density Wiring using High △ and Thin on board Photosensitive Resin Diameter Fiber - Decrasing bending radius of wiring 14 12 Wiring Limit:5→3mm Loss Limit :10→5mm 10 Coupling Loss **UV** Light Thin diamete Conventional Fiber Gap Fiber • Fiber Coupling Using Self Written Waveguide Less than 1dB at 0.5-mm fiber-to-fiber gap **UV Light Exposure Step #** (C) ASET2003 Uncured Resin



## **Developments of Active Interposer(AIP)**


A part of this work was Supported by New Energy and Industrial Technology Development Organization

#### 1)R&D Schedule for AIP

- · Try Submount Type at the first stage, then move to ELO Type in the next stage.
- · Application for MPU-to-memory data transfer

#### 2) Submount Type AIP trial Model

- · Design Submount Type AIP (Structure, Submount substrate, Assembling process)
- Processed VCSEL with through-hole electrode



Amiough moto in (

© ASET2003



## **Developments of 3D-OE Subrack Packaging**

**Optical Transmission Structure** Terabit perfomance

· Hybrid structure using Coarse WDM and parallel optical transmission (Example 2.5Gbps/ c h,8λ,100ch→2T b p

s)

♦Trial Model of 3D-OE Subrack

- · Transmission Route: LD-MCM- Coupler
- → Board → Backboard → Board → λ-Filter
- →MCM →PD
- OE-MCM: 2.5Gps 4λarrayed LD × 4 mounted on MCM substrate with build up Polymer waveguide

(Collaborate with NTT)

OE-board & Backplane : Optical fiber boards and Fiber bending right-angle connectors assembled on electric printed-board

Backplane

OE-Rack Appearance

**Inner Packaging** 

Board

Right-angle

Connector


© ASPERIOOTotal loss budget

A part of this work was Supported by New Energy and Industrial Technology Development Organization

### High-End Packaging Design Technology R &D



## E-SI Key factor Technology



(C) ASET2003



Trend of Magnetic Probe Target Region ( Freq. Response & Spatial Resolution ) Gerhard, Mercator Univ. Frequency Region for EMC Regulation PCB Type Maryland Univ. IO devid Loop Coll sensor 1GHz DC SQUID Tokyo **∦**r ( High ( Each freq. componer sensitivity) cannot be distinguish J.J. device MI sensor ( Kyushu Univ. ) high sensitivity 1MHz R、GMR sensor device Frequency (Low (Tohoku Univ., sensitivity ) Hall effect senso <del>onova</del> Univ. ) Ramge ( low sensitivity Neocera G sensor (Shimazu, ( High sensitivity Nouritsu Kaihatsu Univ. ) **SQUID Microscope** ( Ultra-high sens. ) SQUID magnetometer IBM,SII,etc. ( Ultra-high sensitivity ) LSI MCM PCB 1Hz 100 10 1000 Spatial Resolution (µm) (C) ASET2003 A part of this work was Supported by New Energy and Industrial Technology Development Organization

#### **Performance Mapping** of Probes FY.1999 R&D Low Sensitivity lmm High Sensitivity Direction Spatial Resolution Hall Effect SOUID S.C. Coil TMR Loop Coil Low Sensitivity J:J: MI Device Device: (Carrier type) 100µm High Sensitivity Possibility Low/Middle Sensitivity MO/EO Device Pessibility FY:2002 10µm 1K 1M 1G Frequency Response(Hz)

A part of this work was Supported by New Energy and Industrial Technology Development Organization

(C) ASET2003



## Development of Evaluation Technology

## Measurement System for Optical Skew and

#### BER

- -System applying commercially-available measuring equipment
- BER measurement correspond to less than 10<sup>-20</sup> within 5 minuites by Q-monitor Method
- 10-ps Optical Skew resolution between 2 channels by phase comparison

#### Optical Responses Simulation

- New and easy simulation method for LD skew analysis with parameters extracted from

1E-10

1E-20

1E-30

1E-40

Q (dB)

Relationship between values of measured Q and bit error rate

Measured

Ib = 2.4mA Ip = 2.0mA

Simulated

Simulated optical responses


DC response and step response © ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization




## **EMI-Reduction on PGB with LSI -2**

Covering LSI mounting area with copper sheet with grounded wires



## ASET


# • Wrap-up Opto-Electronics Hybrid Integration Effect



A part of this work was Supported by New Energy and Industrial Technology Development Organization



## **ASET Target & It's Activity Reaching Level**



© ASET2003 Musashino RC Activity
A part of this work was Supported by New Energy and Industrial Technology Development Organization



## System Buildup Method

	<b>Board Mount</b>	SoC	SiP
	PKGs	Single Chip	Chips
Pros.	• Inexpensive • Well Experienced	• Elec. Properties • Low Power	<ul><li>High Density</li><li>Small Die, High Yield</li><li>Small Investment</li></ul>
Cons.	• Large • Slow • Power	<ul><li>Large Die</li><li>Complicated Process</li><li>Scalability</li><li>Investment</li></ul>	<ul><li> 3D Technology</li><li> Chip Compatibility</li><li> KGD</li></ul>

Key Technologies of SiP




- 3D Chip Preparation
- · Wafer/Chip Thinning
- Ultra-Fine Interconnection

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization



## SoC & SiP




- Resembled process LSI & Hybrid packaging
  - -Memory & Logic LSI
- Most Latest Process
  - Finest patterning merit
- Mass production/Minimum kind
  - A big amount of product
- · Long R&D Turn around Time
  - Next generation core product



(C) ASET2003



## Market Aspect for Board Assembly, SiP & SoC



A part of this work was Supported by New Energy and Industrial Technology Development Organization

#### 1.0mm **Board** 1mm ssembly •Fine Wiring 100µm Package Chip size Shrink 10µm Shorter the wiring length Global Wiring /IC Chip 1µm V&ULAI Chip 100nm 10µm 100µm 1mm 10<sub>mm</sub> 100mm 1000mm

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Wiring

(C) ASET2003

Length




## Market Aspect for Board Assembly, SiP & SoC



A part of this work was Supported by New Energy and Industrial Technology Development Organization

## .XSET





## AKNOWLEAGEMENT

A . Part of this work was supported by the New Energy and Industrial Technology

Development Organization. (NEDO)

Thank you for your attention!

(C) ASET2003