

Design and Measurement of SFQ OR Gate that is Composed of a D Flip-Flop and Confluence Buffer

K. R. Jung,^a, J. H. Park*,^a, H. Y. Lim,^a, J. H. Kang,^b, T. S. Hahn^a

^a Korea Photonics Technology Institute, Gwangju, Korea

^b University of Incheon, Incheon, Korea

We have designed and measured a SFQ (Single Flux Quantum) OR gate for ALU (Arithmetic Logic Unit). We have done simulation and layout by using WRspice, XIC and Lmeter. This OR gate circuit is a combination of Confluence Buffer and one D Flip-Flop. When two data enter a same time, Confluence buffer does buffer action. A role of D Flip-Flop is expelled a data when clock is entered into D Flip-Flop. For a measurement of OR gate operation, we attach three DC/SFQ, three SFQ/DC and one RS Flip-Flop to OR gate. SFQ pulse is generated from DC/SFQ circuit and entered in OR gate. DC/SFQ circuit is used data and clock. Input frequency of 10kHz and 1MHz are entered in DC/SFQ. Output data from OR gate go to RS flip-Flop. We show output data of OR gate using oscilloscope that connect to RS Flip-Flop. We obtain bias current margins of D Flip-Flop and Confluence Buffer through measurement. This margin is each $\pm 38.6\%$ and $\pm 23.2\%$. This OR gate was measured to inside of liquid helium.

keywords : SFQ, OR-gate, superconductor