

# Silicon Thin-film Transistors on Flexible Foil Substrates

**Sigurd Wagner and Helena Gleskova**

**Department of Electrical Engineering and POEM, Princeton University**

**Princeton, New Jersey 08544, USA**

Phone : +1-609-258-4631 , E-mail : wagner@princeton.edu

## Abstract

*We are standing at the beginning of the industrialization of flexible thin-film transistor backplanes. An important group of candidates is based on silicon thin films made on metal or plastic foils. The main features of amorphous, nanocrystalline and microcrystalline silicon films for TFTs are summarized, and their compatibility with foil substrate materials is discussed.*

## 1. Introduction

Flexible displays are attractive because flexibility implies light weight and ruggedness. These are desirable features for portable electronics today, and even more so for large-area and wallpaper displays in the future. High-performance flexible displays need a thin-film transistor (TFT) backplane. A number of techniques are available for placing silicon transistors on flexible foils. Our own work concentrates on the fabrication *n* and *p* channel TFTs from silicon deposited on foil substrates of steel or organic polymers ("plastics").

## 2. Silicon for thin-film transistors

TFT grade silicon can be made on foil substrates in three ways: (1) direct deposition of the channel semiconductor; (2) deposition of a precursor film followed by crystallization; (3) physical transfer of separately fabricated circuits. Today techniques (1) and (2) are explored seriously for large-area display applications. Table 1 lists the three grades of thin-film silicon that are available for the fabrication of TFT backplanes on foil substrates [1]. Amorphous silicon backplanes can be made on steel [2,3] and plastic [4-11] foil substrates, and have been in development for several years. Nanocrystalline silicon TFTs [12-15] are made at the same low temperatures as *a*-Si, and can be made with *p* or *n* channels. Thus they are capable of CMOS [15], but their device and process technology is immature. Micro (or poly) crystalline silicon provides CMOS

**Table 1. Properties of silicon materials for thin-film transistors on plastic substrates**

Attribute	<i>a</i> -Si:H	nc-Si:H	$\mu$ c-Si
Deposition T (°C)	250	250	150
Highest T process / material (°C)	350 SiN <sub>x</sub>	280 n <sup>+</sup>	Laser $\mu$ c-Si
Lowest proc. T (°C)	110	150	Laser
Electron mobility	0.5-1	40	300
Hole $\mu$ (cm <sup>2</sup> /Vs)	~0.01	0.2	50
Conductivity (S/cm)	10 <sup>-11</sup>	10 <sup>-7</sup> -10 <sup>-3</sup>	10 <sup>-6</sup>
Growth rate (nm/s)	0.1-1	0.1	0.1-1
Gate geometry	Bottom	Top	Top
Gate insulator	SiN <sub>x</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>

with the highest mobilities but requires high-temperature processing [16,17]. Furnace processing is acceptable for steel substrates. Laser crystallization for steel [18] and plastic [19] substrates has been demonstrated. In view of the early stage of silicon TFT technology on foil substrates, and of the still uncertain future of organic and CdSe TFT technologies, considerable opportunities exist for establishing proprietary positions in TFT backplanes.

## 3. Foil substrates

Foil substrates may be of plastic or of metal. Table 2 lists properties of typical substrate materials, and Table 3 presents a chart of TFT/substrate compatibility. Because steel foil can be processed up to 1000°C, all conceivable silicon TFT fabrication can be carried out on it, from *a*-Si:H to  $\mu$ c-Si like on quartz glass. However, steel is opaque. Plastic foils can be transparent and even clear, but may be processed up to only 100°C or 200°C. Plastic substrates present many new challenges, which have not yet been fully recognized. Nearly arbitrary foil thicknesses can be chosen, with *a*-Si:H TFTs having

**Table 2. Substrate materials for silicon thin-film transistors. Crystalline silicon is included for comparison.**

Material	Glass	Steel	Organic polymer	Cryst. silicon
Working T (°C)	600	1000	100-250	1100
Young's modulus (GPa)	70	190	0.1 - 5	190
Coeff. thermal exp. (ppm/°C)	5	18	10 - 100	2.4


been fabricated on stainless steel foils as thin as 3  $\mu\text{m}$ . We have found 25- $\mu\text{m}$  thick stainless steel foil and 50- $\mu\text{m}$  thick polyimide foil convenient to work with.

#### 4. Thin-film transistors on steel foil

Steel can be used as substrate for all grades of silicon and all device processes. Steel foils typically come with rolling marks (Figure 1(a)) and need planarization and electrical insulation [2, 16]. Steel substrates can be processed like substrates of quartz glass. a-Si TFT backplanes on steel already have been introduced for electrophoretic displays [3]. Standard microcrystalline (also called polycrystalline) silicon TFTs can be made on steel foil. Fabrication can include ion implantation for self-alignment, and even thermal oxidation for growing the gate dielectric. A complete CMOS technology based on  $\mu\text{c-Si}/\text{steel}$  has been explored. [21]

**Table 3. Compatibility of silicon with substrate materials**

Substrate material and T limits $\Rightarrow$ TFT use $\Downarrow$	Plastic $\leq 150^\circ\text{C}$	Glass $\leq 600^\circ\text{C}$	Steel $\leq 1000^\circ\text{C}$
Matrix switch (n channel)	a-Si:H	a-Si:H	a-Si:H
Matrix switch, and peripheral circuits (n and p channel)	nc-Si:H	$\mu\text{c-Si}$ nc-Si:H	$\mu\text{c-Si}$ nc-Si:H




**Figure 1. Illustration of surface roughness underneath (a) a CMOS inverter on steel foil (60- $\mu\text{m}$  wide gates) [From ref. 21], and (b) a backplane pixel (50 dpi) on polyimide foil [From ref. 11]**

#### 5. Direct deposition of silicon on plastic

The direct deposition of device grade silicon onto plastic brings up many substrate issues: Thermal and chemical stability, high softening or glass transition temperature, high coefficients of thermal and humidity expansion, shrinkage during circuit fabrication, considerable solubility for water, permeability by water and oxygen, film adhesion, and surface roughness [10,11]. The roughness of Kapton E does not seem to impair TFT operation (Fig. 1(b)). Because the criteria for selection of plastic substrates are not sufficiently well defined, at present trial-and-error is best for selecting suitable plastic substrates. We select plastic substrates for (i) high thermal stability, (ii) low coefficient of thermal expansion, and (iii) film adhesion. The first layer to go down is critical as it provides adhesion, planarizes, passivates the substrate against process chemicals, and encapsulates against degassing and contamination. Our standard combination of plastic substrate and encapsulant are the polyimide Kapton and a film of silicon nitride as shown in the schematic cross section of Figure 2 [10].

The direct deposition of both a-Si:H and nc-Si:H by plasma-enhanced chemical vapor deposition (PE-CVD) can be adapted to  $T = 150^\circ\text{C}$ . PE-CVD of a-Si:H at  $T = 250^\circ\text{C}$  to  $300^\circ\text{C}$  is a well-characterized baseline process and provides reproducible material. The advantage of PE-CVD for the deposition of




**Figure 2. Cross section through an amorphous Si TFT made on SiN passivated polyimide foil**

[From ref. 10]

device-grade silicon at 150°C is that it requires only an extension instead of a new deposition technique. This advantage is demonstrated by the field-effect mobilities measured in *a*-Si:H ( $\mu_n \cong 0.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) and in *nc*-Si:H ( $\mu_n \cong 40 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  and  $\mu_p \cong 0.2 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) deposited at 150°C.

Lower-temperature processing requires the re-optimization of all higher-temperature steps. It is known that the quality of the amorphous silicon (*a*-Si:H) and silicon nitride ( $\text{SiN}_x$ ) deposited by PECVD deteriorates with decreasing deposition temperature. To overcome this problem the source gases are diluted with hydrogen to ensure that the electronic properties of *a*-Si:H and  $\text{SiN}_x$  layers are comparable to those of *a*-Si:H /  $\text{SiN}_x$  grown at the optimum temperature of 250-350°C. When a device process is brought from high to low temperature, the most critical re-optimization is that of the highest-temperature process and material. In the *a*-Si TFT that is the  $\text{SiN}_x$  gate dielectric. Device quality  $\text{SiN}_x$  gate dielectric deposited at the standard temperatures of 300-350°C usually is slightly nitrogen rich. Nitrogen rich  $\text{SiN}_x$  results in better TFT characteristics and is more stable than silicon-rich  $\text{SiN}_x$ . Nitrogen rich  $\text{SiN}_x$  contains a large amount of hydrogen, 20-35 at.%, with the larger fraction bound in N-H groups. The threshold voltage of the TFTs is lowest when the refractive index of the  $\text{SiN}_x$  layer lies in the range of 1.85 to 1.90. The index of refraction is related to the stoichiometry of the film, being larger for silicon-rich films. Our optimized film has a growth rate of 1.5 Å/s, index of refraction  $n = 1.80$ , dielectric constant  $\epsilon = 7.46$ , dielectric breakdown field  $> 3.4 \text{ MV/cm}$ , Si/N ratio of 0.67, and H content of  $\sim 2 \times 10^{22} \text{ cm}^{-3}$ .



**Figure 3. Cross section of a nanocrystalline Si TFT [From ref. 22]**


We fabricated arrays of *a*-Si:H TFTs on 51  $\mu\text{m}$  thick Kapton E at the maximum process temperature of 150°C (Figure 2). First, the polyimide substrate is coated on both sides with a 0.5  $\mu\text{m}$  thick layer of  $\text{SiN}_x$ . The TFTs have a staggered bottom gate geometry with the channel passivated by  $\text{SiN}_x$ . All TFTs have the following structure:  $\sim 100 \text{ nm}$  thick Ti/Cr layer as gate electrode,  $\sim 360 \text{ nm}$  of gate  $\text{SiN}_x$  as gate dielectric,  $\sim 100 \text{ nm}$  of undoped *a*-Si:H as channel material, 180 nm of passivating  $\text{SiN}_x$ ,  $\sim 50 \text{ nm}$  of (*n*<sup>+</sup>) *a*-Si:H, and  $\sim 100 \text{ nm}$  thick Al for the source-drain contacts. The stress is optimized in all TFT layers to make the substrate come out flat after fabrication. The cross-sectional view of *a*-Si:H TFTs is shown in Figure 2. The transistors were annealed after fabrication.

*nc*-Si:H TFT fabrication needs considerably more research than the 150°C *a*-Si:H TFT technology, which is ready for scale-up. Clearly, the top-gate geometry (Figure 3) produces the highest mobilities. But the *nc*-Si:H growth schedule (direct or pre-nucleation), the location of source/drain contacts (in-plane or staggered), efficient source/drain doping (particularly *p*<sup>+</sup>), the type of gate dielectric ( $\text{SiO}_2$  or  $\text{SiN}_x$ ), and techniques for post-process annealing are not settled. All TFT technologies for plastic (silicon, organics, CdSe) share the same need for a high-quality gate dielectric made at ultra-low temperature. The gate dielectric will remain at the focus of research for some time to come, regardless of the type of semiconductor used for the channel.

## 6. Flexing and shaping the TFT backplane

Especially when made on compliant plastic substrate foils, *a*-Si:H TFTs become surprisingly inert to bending. They can continue to operate at bending





**Figure 4. a-Si islands on a spherically deformed polyimide foil. The dome is 6 cm wide.**

[From ref. 23]

radii as sharp as 1 mm. The elastic deformation that accompanies bending slightly raises  $\mu_n$  in tension and reduces  $\mu_n$  in compression. The transistors fail electrically when one of their layers fractures under mechanical stress. The fracture mechanisms are different for tensile and compressive stresses, and fracture occurs more readily under tension. It is possible to shape TFT backplanes permanently by plastic deformation (Figure 4) [23]. The principle is to build TFTs on islands of a size and thickness such that most strain is diverted to the inter-island regions of the compliant substrate. Then the TFT islands experience only subcritical strain during and after deformation of the backplane from planar to non-planar shape. Techniques for interconnecting these islands on non-planar substrates are under research [24].

## 7. Outlook

The field of flexible and conformal TFT backplanes is only at its beginning. During the next few years we will see considerable technological innovation in this part of display research and development. Flexibility will be relatively easy to achieve once the fabrication of TFTs on foil substrates has been developed. However, ultralow temperature TFT process steps are posing considerable challenges. Backplanes conformally shaped to fit arbitrary surfaces require new concepts for the placement of circuits, and for the structure and fabrication of interconnects and barrier layers.

## 8. Acknowledgements

We gratefully acknowledge the contributions made by Ming Wu, I-Chun Cheng, Pai-hui Hsu, Ned Forbes and Jim Sturm to the work describe here. Our research is supported by DARPA, the New Jersey Commission for Science and Technology, and the National Science Foundation.

## 9. References

- [1] S. Wagner, M. Wu, B.-G. R. Min, and I-C. Cheng, in *Polycrystalline Semiconductors VI, Solid State Phenomena* vol. 80-81, pp. 325-336, Scitec Publications Ltd, Switzerland 2001.
- [2] S.D. Theiss and S. Wagner, *IEEE Elec. Dev. Lett.* **17**, 578 (1996).
- [3] Y. Chen, K. Denis, P. Kazlas, and P. Drzaic, *2001 SID Digest of Technical Papers* **32**, 157 (2001).
- [4] G.N. Parsons, C.S. Yang, C.B. Arthur, T.M. Klein, and L. Smith, in *Flat Panel Display Materials - 1998*, Eds. G.N. Parsons, C.C. Tsai, T.S. Fahlen, and C.H. Seager, *MRS Symp. Proc.* **508**, 19 (1998).
- [5] H. Gleskova, S. Wagner and Z. Suo, *Mat. Res. Soc. Symp. Proc.* **508**, 73 (1998).
- [6] J.N. Sandoe, *Digest Technical Papers SID* **29**, 293 (1998).
- [7] E. Lueder, M. Muecke and S. Polach, *Proc. of the Int. Display Res. Conf., Asia Display '98*, p. 173 (1998).
- [8] A. Constant, S.G. Burns, H. Shanks, C. Gruber, A. Landin, D. Schmidt, C. Thielen, F. Olympie, T. Schumacher, and J. Cobbs, *ECS Proc.* **94-35**, 392 (1995).
- [9] D.B. Thomasson, M. Bonse, J.R. Huang, C.R. Wronski, and T.N. Jackson, *IEEE IEDM 1998, Technical Digest*, p. 253, (1998).
- [10] H. Gleskova and S. Wagner, H. Gleskova and S. Wagner, in *Proc. 2nd Int. Symp. on Polyimides and Other High Temperature Polymers*, Newark, NJ, December 3-5, 2001, to be published.
- [11] C. E. Forbes, A. Gelbman, C. Turner, H. Gleskova and S. Wagner, *Digest Tech. Papers SID*, May 21-23, 2002, Boston, MA, p. 1201
- [12] T. Nagahara, K. Fujimoto, N. Kohno, Y. Kashiwagi and H. Kakinoki, *Jpn. J. Appl. Phys.* **31**, 4555 (1992).

- [13] J. Woo, H. Lim and J. Jang, *Appl. Phys. Lett.* **65**, 1644 (1994).
- [14] H. Meiling, A. M. Brockhoff, J. K. Rath and R.E.I. Schropp, *MRS Symp. Proc.* **508**, 31 (1998).
- [15] Y. Chen and S. Wagner, *Appl. Phys. Lett.* **75**, 1125 (1999).
- [16] M. Wu, K. Pangal, J. C. Sturm, and S. Wagner, *Appl. Phys. Lett.*, **75**, 2244 (1999).
- [17] R.S. Howell, M. Stewart, S.V. Karnik, S.K. Saha and M.K. Hatalis, *IEEE Electron Device Lett.* **21**, 70, (2000).
- [18] T. Serikawa, F. Omata, *IEEE Electron Device Lett.* **20**, 574 (1999).
- [19] S.D. Theiss, P.G. Carey, P.M. Smith, P. Wickboldt, T.W. Sigmon, Y.J. Tung, and T.-J. King, *IEEE IEDM 1998, Technical Digest*, p. 257, (1998).
- [20] Ming Wu, Xiang-zheng Bo, James. C. Sturm, and Sigurd Wagner, to be published.
- [21] Ming Wu, PhD thesis, Princeton Univ. 2001.
- [22] I-Chun Cheng and S. Wagner, *Appl. Phys. Lett.* **80**, 440 (2002).
- [23] Pai-hui I. Hsu, M. Huang, S. Wagner, Z. Suo, and J. C. Sturm, *MRS Symp. Proc.* **621**, to be published.
- [24] Rabin Bhattacharya, Pai-hui I. Hsu, J. C. Sturm and S. Wagner, *MRS 2002 Spring Meeting*, to be published.