# MOSFET의 험프 특성에 관한 연구

김현호\*, 이용희\*\*, 이재영\*\*\*, 이천희\*\*\*\*

\*도립충북과학대학 전자정보과

\*\*신성대학 컴퓨터응용계열

\*\*\*\*Technical Univ. of Budapest, Ph.D. Student

\*\*\*\*청주대학교 전자공학과
e-mail:kimhh@ctech.ac.kr, yicheon@chongju.ac.kr

# A Study on the Hump Characteristics of the MOSFETs

Hyeon-Ho Kim\*, Yong-Hui Lee\*\*, Jae-Young Yi\*\*\*, Cheon-Hee Yi\*\*\*\*

\*Dept of Electronic Information, Chungbuk Provincial University
of Science & Technology

\*\*Dept of Computer Application, Shinsung College

\*\*\*Technical Univ. of Budapest, Ph.D. Student

\*\*\*\*Dept of Electronic Engineering, Cheong-ju University

#### Abstract

In this paper we improved that hump occurrence by increased oxidation thickness, and control field oxide recess(≤20nm), wet oxidation etch time(19HF, 30sec), STI nitride wet cleaning time(99 HF, 60sec + P 90min) and gate pre-oxidation cleaning time(U10min+19HF, 60sec) to prevent hump occurring at STI channel edge.

# 1. Introduction

With device scaling down to sub-quarter micron (0.25um) class, the STI(Shallow Trench Isolation) technology becomes a key method to realize high density DRAM[1][2]. Recently, STI technology have paid much attention on the CMP(Chemical surface roughness during Mechanical Polishing) or etchback process to planarization and void-free gap filling in the narrow space. Also the electrical characteristics of the nMOSFETs with STI structure strongly depend on the corner shape of trench isolation and trench gap filling dielectric materials[3]. When the gate is biased, the field lines from the overlapping region are focused by the edge

geometry of the channel. Thus, at the edges of the channel, an inversion layer is formed at lower voltages than at the center region. As a result, less voltage bias overall must be applied to the gate to invert the channel across its full width. Also, a corner parasitic MOSFET in parallel with the main device is produced. The parasitic device turns on at voltages lower than channel center region, resulting in a hump in the drain current vs gate voltage curve[4].

In this paper we find that threshold voltage shift increased drastically with increasing field oxide recess and decreasing oxidation thickness which exposes the top trench corners. The Vt of this edge device also depends on the geometric

## 2002년 한국정보처리학회 춘계학술발표논문집 제9권 제1호

factors, such as the gate wrap-around, corner radius, sidewall corner angle, and wet cleaning time etc. In order to eliminate the hump effect, we carried out the experiment on the various oxidation thickness.

### 2. Experimental

Buffer oxide and Si<sub>3</sub>N<sub>4</sub> layer were deposited and etched the field area for active area definition. Trench etching was performed(in depth=3000 Å) after thin Si<sub>3</sub>N<sub>4</sub> layer was etched. Slight oxidation of trench sidewall was formed(1050°C, 100 Å) to eliminate the defect which might be occurred during the trench etching step. Filling the trench gap with HDP(High Density Plasma) oxide, and densification at high temperature, then CMP was carried out for planarization. Si<sub>3</sub>N<sub>4</sub> and pad oxide were removed by 99HF 60 +Phorporic acid 75' and U10'+19HF 45, respectively. Next, oxidation was performed by with the following conditions; 1)skip. 2)500 Å. 3)800 Å and 4)1000 Å to analyze the hump effect. Finally NMOS, PMOS transistor were formed. The fabricated transistor has 7.0nm thin gate oxide. The gate electrode was patterned by KrF lithography. Then 650 Å Si<sub>3</sub>N<sub>4</sub> sidewall spacer was formed. Tablel shows the detailed process of transistor fabrication.

<Table 1> The process of transistor

Items	NMOS	PMOS	
Channel I/I	B, 20KeV, 2.0E12/cm <sup>2</sup>	BF2, 40KeV,	
		6.5E12/cm <sup>2</sup>	
Gate Oxide	70nm		
Gate	Poly/Wsix/CAP HLD/Nit structure		
LDD sidewall	Si <sub>3</sub> N <sub>4</sub> (65nm)		
Blanket I/I	P, 2.0E13/cm <sup>2</sup>		
P-type Halo	B,4.0E12cm <sup>2</sup> *300	-	
I/I			
Deep S/D I/I	As, 3.0E15/cm <sup>2</sup>	BF2,	
		2.5E15/cm <sup>2</sup>	
RTA Anneal	950℃, 60sec		

# 3. Results and Discussions

Figure 1 shows the STI top corner profile of rounding oxidation after HDP oxide CMP process.

Round oxidation was performed by dry oxidation process at 1100°C high temperature. Dry oxidation effectively rounds off the STI bottom, sidewall and top corner (dry oxidation slower than wet oxidation). As shown in Figure 1, active area is flat and edge junction edge with field shows negative steep slope when the round oxidation is skipped. When rounding oxidation is performed steep slope at top corner disappears and increases the rounding effect. But bird's beak encroachment occurred at central region.

Figure 2 represented the dimension of STI section((a) active area in silicon surface, (b) active width from surface 300 Å, (c) STI depth, (d) remain oxide thickness from top to bottom). In this figure 2 we can observed that from (a) to (b) does not dramatically difference. But (c) and (d) values are increased by increasing rounding oxidation thickness. and STI oxidation pre-cleaning, gate oxidation pre-cleaning time. So we must control the rounding oxidation thickness. etch time and pre-cleaning time to get optimal oxide recess.


Figure 3 shows TEM cross section with various oxidation process. When rounding oxidation is skipped, profile is very sharp at STI top corner. When oxidation thickness is increased, steep top corner profile is disappeared. In this experimental we evaluated following that; 1)hump effect of subthreshold Id-Vg, with channel widths variation, gate oxide Qbd of STI, and junction leakage to confirm top corner rounding profile.

Figure 4 shows the characteristics of MOS transistor subthreshold curve. In this figure we can observed hump effect by applied back-bias to substrate(Vbb=0~-2V). That is, hump phenomena does not observed when substrate bias is zero. But hump occurred only rounding oxidation skip structure except for rounding oxidation performed.


These hump effect implied that electric field concentration exist in channel edge from source to drain direction (parasitic transistor exist in parallel with one transistor in which has different Vth

#### 2002년 한국정보처리학회 춘계학술발표논문집 제9권 제1호

co-existence two-transistor). With increasing substrate bias, hump was occurred due to increased depletion region width in surface and threshold voltage. Hump was occurred when the gate electric field affect on channel top edge profile. When rounding oxidation was performed, we can observed hump effect was disappeared with applied substrate bias(especially, rounding oxidation thickness =800,1000Å).




(c) Rox=800 Å (d) Rox-1000 Å (Figure 1) STI top corner profile with various rounding oxidation(SEM image)




(Figure 2) Cross section of STI

<Table 2> Dimension values of STI rounding oxidation

Items	skip	500 Å	800Å	1000 Å
(a)	1800 Å	1850 Å	1750Å	1650 Å
(b)	1900 Å	2000 Å	1900Å	1800 Å
(c)	3050 Å	2950 Å	3000Å	3000Å
(d)	2950 Å	3000Å	3100Å	3250 Å



(Figure 3) STI top corner profile with various rounding oxidation(TEM image)




(Figure 4) Subthreshold characteristics with various rounding oxidation(Vbb=0~-2V)

Figure 5 represented the junction leakage of P+/N-well and N+/P-well with various oxidation thickness. When rounding oxidation was skip or 500 Å was showed the same result. When rounding oxidation 800 Å or 1000 Å, decreased leakage level about 1/3 than skip or 500 Å due to thermal budget during rounding oxidation. As a result we found that optimal rounding oxidation dramatically improved the junction leakage, STI top corner profile, INWE and hump characteristics.


Figure 6 represented the threshold voltage of field oxide recess on wafer. Threshold voltage

# 2002년 한국정보처리학회 춘계학술발표논문집 제9권 제1호

changed by field oxide recess. Threshold voltage low when field oxide was over recess. In this figure we found that threshold voltage depends on field oxide recess quantity. Thus it is very important field oxide recess control to get optimal threshold voltage.



(Figure 5) The characteristics of junction leakage with various rounding oxidation



(Figure 6) Threshold voltage with various rounding oxidation

#### 4. Conclusions

In this paper we fabricated N, P-MOSFET to analyze hump characteristics in various rounding oxidation thickness(Skip, 500, 800, 1000Å). As a result we found that hump occurred at STI channel edge region by field oxide recess. We improved that hump occurrence by increased oxidation thickness, and control field oxide recess (≤20nm), wet oxidation etch time(19HF, 30sec), STI nitride wet cleaning time(99HF, 60sec + P 90min) and gate pre-oxidation cleaning time

(U10min +19HF, 60sec) to prevent hump occurring at STI channel edge.

### References

- [1] P. C. Fazan & V. K. Mathews, A Highly Manufacturable Trench Isolation Process for Deep Submicron DRAMs, IEDM Tech. Dig., pp57~60, 1993.
- [2] H. S. Lee et al., An Optimized Densification of the Field Oxide for Quarter Micron Shallow Trench Isolation(STI), Symp. On VLSI Tech., pp158~159, 1996.
- [3] A. Chatterjee et al., A Shallow Trench Isolation Study for 0.25/0.18um CMOS Technologies and beyond, Symp. On VLSI Tech., pp156~157, 1996.
- [4] T. Furukawa and J. A. Mandelman, Process and Device Simulation of Trench Isolation Corner Parasitic Device, Ext abs, Mtg. Electro chem. Soc., Fall, pp329, 1988.