

An IC Chip of a Cell-Network Type Circuit Constructed with 1-Dimensional Chaos Circuits

Kei Eguchi¹, Fumio Ueno², Hongbing Zhu³, Toru Tabata¹, and Yuri Ootani¹

¹ Department of Information and Computer Sciences, Kumamoto National College of Technology,
Kumamoto-ken, 861-1102 Japan

Tel. : +81-96-242-6072 E-mail : eguti@ee.knct.ac.jp

² Department of Electrical System and Computer Engineering, Sojo University,
4-22-1 Ikeda, Kumamoto 860-0082, Japan

³ Department of Computer Science, Hiroshima Kokusai Gakuin University,
6-20-1 Nakano Aki-ku, Hiroshima 739-0321, Japan

Abstract: In this paper, an IC chip of a cell-network type circuit constructed with 1-dimensional chaos circuits is reported. The circuit is designed by using switched-current (SI) techniques. In the proposed circuit, by controlling connections of cells, an S -dimensional circuit ($S = 1, 2, 3, \dots$) and a synchronization system can be constructed easily. Furthermore, in spite of faults of a few cells, the circuit can reconstruct above-mentioned systems only to change connections of cells. This feature will open up new vista for engineering applications which are used in a distance place such as space, deep sea, etc. since it is difficult to repair faults of these application systems. To investigate the characteristics of the circuit, SPICE simulations are performed. The VLSI chip is fabricated from the layout design using a CAD tool, MAGIC. The proposed circuit is integrable by a standard 1.2 μm CMOS technology.

1. Introduction

A chaos circuit is one of the most efficient tools for the experimental observation of chaos. Among others, high-dimensional chaos circuits are useful as an experimental tool since they can demonstrate more various bifurcation modes than 1-dimensional chaos circuits. For this reason, several high-dimensional chaos circuits have already been proposed [1]-[4]. For example, Delgado-Restituto et al. realized Chua's chaos circuit by using CMOS technologies [1] and Saito et al. realized hysteresis chaos generator [2]. Most of these chaos circuits are analog chaos circuits generating 2 or 3-dimensional chaotic signals. Although high-dimensional chaotic signals can be generated by these continuous-time chaos circuits, we design a high-dimensional chaos circuit by using arrayed discrete-time chaos circuits. Different from continuous-time chaos circuits, the discrete-time chaos circuit which is a portion of the proposed circuit can be realized in a 1-dimensional form. Compared with the continuous-time chaos circuits, the chaotic behavior of the 1-dimensional chaos circuits is simple. Therefore, not only the proposed circuit can achieve a simple structure, but the chaotic behavior of the 1-dimensional chaos circuits can be analyzed easily. These features help us to detect the fault of the building blocks.

In this paper, an IC chip of a cell-network type circuit constructed with 1-dimensional chaos circuits is

reported. The circuit is designed by using switched-current (SI) techniques. In the proposed circuit, by controlling connections of cells, an S -dimensional circuit ($S = 1, 2, 3, \dots$) and a synchronization system [5] can be constructed easily. Furthermore, in spite of faults of a few cells, the circuit can reconstruct above-mentioned systems only to change connections of cells. This feature will open up new vista for engineering applications which are used in a distance place such as space, deep sea, etc. since it is difficult to repair faults of these application systems. To investigate the characteristics of the circuit, SPICE simulations are performed. From the layout design using a CAD tool, MAGIC, the VLSI chip is fabricated in the chip fabrication program of VLSI Design and Education Center(VDEC), the University of Tokyo with the collaboration by On-Semiconductor.

2. Circuit Structure

Figure 1 shows an architecture of the proposed circuit. The circuit consists of M ($M \geq 2$) chaos circuits called cell circuits. When the connections to other cells are closed, the dynamics of p -th cell circuit is expressed by

$$F^p(X(t)) = 1 - A|X(t)|. \quad (1)$$

In Eq.(1), A is a non-negative parameter. Figure 2 shows a cell circuit designed by using switched-current (SI) techniques. A current-mode technique is suitable for integration of cell networks since it can easily realize summation and multiplication by a wired-sum connection and a loop connection, respectively. In Fig.2, the parameter A in Eq.(1) is realized by the copying-ratios of current mirrors. The unit delay in Eq.(1) is realized by an SI track & hold circuit shown in Fig.2. Since the




Fig.1 Architecture of the proposed circuit.




Fig.2 Cell circuit designed by SI techniques.




Fig.3 Nonlinear function of the cell circuit when $A = 1.625$.

SI track & hold circuit cannot achieve 2-quadrant operation, the unity constant in Eq.(1) is realized by $I_1 - I_2$.

By connecting S cell circuits, an S -dimensional chaos circuit can be constructed. The dynamics of S -dimensional chaos circuit is given by

$$\begin{aligned} {}^pX(t+1) &= F({}^pX(t)) - \sum_{\{i| i \neq p\}} R^i X(t), \\ &= 1 - A|{}^pX(t)| \\ &\quad - \sum_{\{i| i \neq p\}} R^i X(t), \end{aligned} \quad (2)$$

where $F(\cdot)$ is an output of the p -th cell circuit and R is a damping factor which satisfies $0 \leq R < 1$. In the high-dimensional case, the current source I_1 is set to satisfy

$$F({}^pX(t)) - \sum_{\{i| i \neq p\}} R^i X(t) \geq 0.$$

The long-working life is achieved by closing the connection to fault cell circuits. The connection to other cells can be closed by setting $I_2 = 0$ and $\bar{\phi} = 0$.

3. Simulation

To confirm the validity of circuit design, SPICE simulations were performed. The SPICE simulations were performed under the conditions that $V_{dd} = 5V$, $V_b = 2.5V$, $I_1 = 10\mu A$, $I_2 = 5\mu A$, and $R = 0.5$.




Fig.4 Chaotic signal of the cell circuit when $A = 1.625$




Fig.5 Bifurcation diagram of the cell circuit.

Figure 3 shows a nonlinear function of the cell circuit. In Fig.3, the region which satisfy $F'(X(t)) \neq 0$ is determined by the current sources I_1 and I_2 . Figure 4 shows an example of chaotic signals of the cell circuit when $A=1.625$. The parameter A is determined by controlling the size of MOSFET's, $M1$ and $M2$ (see in Fig.2). Figure 5 shows the bifurcation diagram of cell circuit. The period- n orbits ($n = 1, 2, \dots$) in Fig.5 are stable fixed-points. The fixed points denoted by $X_{qj}(t)$ ($j = 1, 2, \dots, s$) can be obtained by the following equations:

$$\begin{aligned} X_{q1}(t) &= F^{(n)}(X_{q1}(t)), \\ X_{q2}(t) &= F^{(n)}(X_{q2}(t)), \\ &\dots \\ X_{qs}(t) &= F^{(n)}(X_{qs}(t)), \end{aligned} \quad (3)$$

where $F^{(n)}(\cdot)$ is the nonlinear function which is defined by

$$F^{(n)}(X(t)) \triangleq \overbrace{F(F(\dots F(X(t))\dots))}^n. \quad (4)$$

Among those, the fixed points which satisfy the following condition are the period- n orbits.

$$\left| \frac{dF^{(n)}(X_{qj}(t))}{dX(t)} \right| < 1. \quad (5)$$

For example, the period-1 orbit in ideal bifurcation diagram of the cell circuit is expressed by

$$X_{q1}(t) = \frac{I_1 - I_2}{1 + A} \quad (0 < A < 1). \quad (6)$$




Fig.6 Lyapunov exponent for the bifurcation diagram of Fig.5.




Fig.7 Nonlinear function of the 2-dimensional chaos circuit.

In the bifurcation diagram, the upper edge of the chaotic region for $X(t)$, $X_u(t)$, is given by the top of tent-type map $F(\cdot)$. On the other hand, the lower edge of the chaotic region, $X_l(t)$, is determined by $X_u(t)$. The $X_l(t)$ is given by

$$X_l(t) = F(X_u(t)). \quad (7)$$

From Eqs.(1) and (7), $X_u(t)$ and $X_l(t)$ of ideal bifurcation diagram are given by

$$X_u(t) = I_1 - I_2 \quad (8)$$

and

$$X_l(t) = I_1 - I_2 - A, \quad (9)$$

respectively.

Figure 6 shows the Lyapunov exponent for the bifurcation diagram of Fig.5. The Lyapunov exponent is defined by

$$\lambda = \frac{1}{M} \sum_{t=0}^{M-1} \log |F'(F^t X(t))|, \quad (10)$$

where

$$F'(F^t X(t)) \triangleq dF(F^t X(t))/dX(t).$$

In Eq.(10), the parameter M was set to 100,000.





Fig.8 Strange attractors generated from 2-dimensional chaos circuit. (a) $A = 1.1875$. (b) $A = 1.25$.

As an example of high-dimensional circuits, 2-dimensional chaos circuit was constructed by connecting the terminal $R^P X(t)$ to the terminal $R^I X(t)$ of the other circuit. The dynamics of 2-dimensional chaos circuit is given by

$$\begin{aligned} {}^1X(t+1) &= 1 - {}^1A|{}^1X(t) - R^2X(t)|, \\ {}^2X(t+1) &= 1 - {}^2A|{}^2X(t) - R^1X(t)|. \end{aligned} \quad (11)$$

Figure 7 shows a nonlinear functions of the coupled cell circuits. Figure 8 shows strange attractors when $A=1.1875$ and $A=1.25$. As Fig.8 shows, the proposed circuit can demonstrate various bifurcation modes by controlling the parameter A .

By connecting the terminal $R^P X(t)$ to the terminal $R^I I_{in}$ of the other circuit, chaos synchronization phenomena can be observed. The dynamics of mutually-coupled cell circuit is given by

$$\begin{aligned} {}^1X(t+1) &= 1 - {}^1A|{}^1X(t) + R^2X(t)|, \\ {}^2X(t+1) &= 1 - {}^2A|{}^2X(t) + R^1X(t)|. \end{aligned} \quad (12)$$

The condition for chaos synchronization can be derived from

$$\left| \frac{dY(t+1)}{dY(t)} \right| < 1, \quad (13)$$

where $Y(t) = {}^1X(t) - {}^2X(t)$. From Eq.(13), the condition for chaos synchronization is given by

$$\frac{A-1}{A} < R. \quad (14)$$




Fig.9 Chaotic signals of mutually-coupled cell circuits. (a) $^1X(t)$. (b) $^2X(t)$.

Figure 9 shows chaotic signals of the cell circuits. As Fig.9 shows, the mutually-coupled cell circuits are synchronized with each other.

4. IC Implementation

To fabricate the VLSI chip, the layout of the proposed circuit was performed by using an analog CAD tool, MAGIC. Figure 10 shows the photograph of the fabricated IC. The VLSI chip shown in Fig.10 was fabricated in the chip fabrication program of VLSI Design and Education Center(VDEC), the University of Tokyo with the collaboration by On-Semiconductor. The size of the fabricated IC designed by a $1.2\ \mu\text{m}$ CMOS process is $2.3\text{mm} \times 2.3\text{mm}$. The VLSI chip shown in Fig.10 includes 17 cell circuits. The size of a cell circuit is $520\ \mu\text{m} \times 355\ \mu\text{m}$.

5. Conclusion

An IC chip of a cell-network type circuit constructed with 1-dimensional chaos circuits has been proposed in this paper.

The SPICE simulations showed the following results: 1. Not only S -dimensional chaotic signals, but chaos synchronization phenomena can be observed by changing the connections of cell circuits. 2. The proposed circuit is implementable by a standard CMOS technology.

The theoretical analysis for high-dimensional chaos circuits is left to the future study.




Fig.10 Photograph of the fabricated IC. (a) Total view. (b) Cell circuit.

References

- [1] M.Delgado-Restituto and A.Rodriguez-Vazquez, "A CMOS monolithic Chua's circuit," *IEEE Trans. Circuits & Syst.*, vol.40, no.10, pp.596-613, Oct. 1993.
- [2] T.Saito and S.Nakagawa, "On a systematic implementation of hysteresis chaos generators," *Proc. ITC-CSCC'96*, vol.1, pp.170-173, Jul. 1996.
- [3] J.M.Cruz and L.O.Chua, "A CMOS nonlinear resistor for Chua's circuit," *IEEE Trans. Circuits & Syst.*, vol.40, no.12, pp.614-625, Mar. 1993.
- [4] T.Inoue, K.Tsukano, and K.Eguchi, "A current-mode analog chaos circuit realizing a Hénon map," *IEICE Transactions on Fundamentals*, vol.E80-C, no.7, pp.1063-1066, Jul. 1997.
- [5] J.Kawata, Y.Nishio, H.Dedieu, and A.Ushida, "On the influence of transmission line on communication system using chaos synchronization," *IEICE Trans. Fundamentals*, vol.E81-A, no.8, pp.1713-1724, Aug. 1998.