Hash Function Processor Using Resource Sharing for IPSec Chip

  • Kang, Young-Kyu (School of Electronic and Electrical Engineering, Kyungpook National University) ;
  • Kim, Dae-Won (School of Electronic and Electrical Engineering, Kyungpook National University) ;
  • Kwon, Taek-Won (School of Electronic and Electrical Engineering, Kyungpook National University) ;
  • Park, Jun-Rim (School of Electronic and Electrical Engineering, Kyungpook National University)
  • Published : 2002.07.01

Abstract

This paper presents the implementation of hash functions for IPSEC chip. There is an increasing interest in high-speed cryptographic accelerators for IPSec applications such as VPNs (virtual private networks). Because diverse algorithms are used in Internet, various hash algorithms are required for IPSec chip. Therefore, we implemented SHA-1, HAS-160 and MD5 in one chip. These hash algorithms are designed to reduce the number of gates. SHA-1 module is combined with HAS-160 module. As the result, the required logic elements are reduced by 27%. These hash algorithms have been implemented using Altera's EP20K1000EBC652-3 with PCI bus interface.

Keywords