A 12bit High Speed CMOS Analog-to-Digital Data Converter Design

12비트 고속 아날로그-디지털 데이터 변환기 설계

  • Published : 2001.06.01

Abstract

This paper describes a 12-bit high speed pipeline CMOS A/D converter. The A/D converter simulated the 0.35${\mu}{\textrm}{m}$ n-well CMOS technology. The results show DNL and INL of $\pm$0.5LSB and $\pm$1.0LSB, conversion rate of 100Msamples/s, and power dissipation of 500㎽ with a power supply of 3.3V

Keywords