

*The 3<sup>rd</sup> Korea – Japan Advanced  
Semiconductor Package Technology Seminar  
Soul Trade Exhibition Center, Soul, Korea  
September 13<sup>th</sup>, 2001*

## **Micro-Fabrication Technologies Supporting Advanced Packages**

**SHINKO ELECTRIC INDUSTRIES CO.,LTD.  
CORE TECHNOLOGY RESEARCH LABORATORY  
Shoichi Koyama / Shinichi Wakabayashi  
(SHOICHI\_KOYAMA@mail.shinko.co.jp)  
(SHINICHI\_WAKABAYASHI@mail.shinko.co.jp)**


### **Contents**

- ◇ **Package feature and trend**
- ◇ **Micro-Fabrication technologies to realize the feature applications**
  - ✓ **Build up package**
    - Stacked vias
    - Fine line formation feasibility
    - New core structure
    - Embedded passive components
  - ✓ **Pre-soldering for flip chip pads of BU package**
    - Fine pitch pre-solder coating with screen printing
  - ✓ **CSP**
    - Fine traces rerouting
    - Uniformed bump high
  - ✓ **3D package**
    - Backside grinding of assembled chip
    - High accuracy controlled stack

---

 **SHINKO**

## Packaging Family



## Two Main Packaging Streams

*Firm Package ? Light Package ?*

### ★ Package for MPU

- ① Stable Power Supply
- ② High Frequency Signal Transmission
- ③ High Thermal Dissipation

### ★ Package for Flash, SRAM

- ① Small and Light Package as CSP, WLP
- ② Thin Silicon and 3D Stacking

**at Reasonable Cost**

**With considering friendly environment**

SHINKO

## Technology Transition in MPU Package

### ★Material Change

Ceramics to Plastic

### ★Package Type Change

PGA to Cartridge and then to PGA

### ★Chip Bonding Technology Change

Wire Bond to Flip Chip Bond



***High Density and High Performance PKG***

## Package for Memories

- Flash, SRAM and etc.

*Relatively Large Chips with Small Pin Counts  
such as CSP, WLP etc.*

### *Technology Requirements*

① Bumping by

② Thin Film and Fine Line Patterning

③ Micro Assembly

*Microfabrication Tech . Will Be Essential*

---

 SHINKO

## Technology Domain of Microfabrication

### 1 fabrication of micro shapes

fabricate micro electrode (bump etc.), probe, via, etc.  
...Electrochemistry, Laser technology, Photolithography

### 2 fabrication of micro and nano structure


fabricate bumps with gradient structure, nano scale  
multi-layers controlled in lattice structure by super  
...Electrochemistry (pulse plating)

### 3 fabrication and assembly of micro parts, structure and systems

fabricate L,C,R in build-up substrate  
micro bonding (micro soldering, interconnect)  
...Electrochemistry, Laser technology, Photolithography

### 4 Preparation the materials and processes for microfabrication

...Die tooling, Stumping, Laser technology, Simulation




 SHINKO

## Road Map on Semiconductor Chip and Package


<i>Years of production</i>	1999	2000	2001	2004	2008	2011
<i>technology node</i>	0.18um		0.13um	0.09um	0.06um	0.04um
Performance: on chip/MHz						
Cost-performance	600	693	800	1100	1522	1925
High-performance	1200	1386	1600	2000	2655	3190
Chip pad count						
Cost-performance	370-740	400-821	432-912	544-1247	740-1893	932-2589
High-performance	1600	1792	2007	2820	4437	6234
Flip chip pad pitch/mμ	200	200	175	150	115	110
Line width mμ	40	30	23	16	11	8

## Package structure



# Dielectric Material

## Dielectric Material Properties on Dielectric Constant and Dielectric Loss




# Package Design Guide

	Description	Year		
		2001	2003	2005
Flip chip pad	Pad pitch	200	180	150
	Pad opening size	120	100	80
	Mask clearance	20	18	15
Build up layer	Line/space	30	25	20
	Via size (CO2)	70	65	60
	Via land (CO2)	140	130	120
	Via size (YAG)	45	40	35
	Via land (YAG)	115	105	90
	Cu thickness	15-25	15-25	12-25
	Bu layer thick.	30-50	25-50	20-50
Core layer	Line/space	70	60	50
	PTH pitch	400-600	Coreless	
Pin pitch layer	Pin pitch	1.27	1.27	1

unit (mm)



# Package Fabrication Process



Core Material


PTH drilling  
PTH plating

Patterning  
(Subtractive process)

1st Bu. layer lamination

Laser drilling  
on 1st BU layer

# Package Fabrication Process



Plating and patterning  
on 1st BU layer

2nd Bu. Layer lamination  
Plating and patterning  
on 2nd BU layer

Solder resist formation


Ni/Au plating on FC pad

Pre-solder coat on FC pad



## Specialized Process

### 1, BU Insulation lamination process



### 2, Via filling process

Using additives, both types of DC and PPR current are applicable.





## Advanced Technology

- ✧ Stacked vias filled with copper plating
- ✧ New core structure Package
- ✧ Embedded passive component



# Stacked vias


filled with copper plating



Stacked Vias


## Simulation of Inductance on Stacked Vias

Model1 (Stacked Via)




Inductance	
Model1	46.9pH
Model2	191pH

Model2




Stacked viaとStagger viaとは約 4倍の差が出ている  
よって PWR/GNDのLoop Lを減らすためにはStacked viaは有効な方法


## Structures of Additives



## Current Distribution Model for Via Filling




## Variation of via fill uniformity



## Stress distribution around stacked via with liner static analysis


» Large CTE material induces large stress around stacked via




## Stress distribution analysis




# Stacked Vias Reliability




Test pattern: Via chain  
( Via count: 2000 vias )




Conductor resistance change ratio in T/C (con. C) test



## Fine lines formed on extension of current using PWB facilities




Smooth surface  
 $Ra < 0.5 \mu m$




Rough surface  
 $Ra = 1 \sim 3 \mu m$

## Fine line Formation Smooth Resin Surface Needed



Smooth surface  
Modified PPE resin  
 $Ra < 0.5 \mu m$




Rough surface  
Current used resin  
 $Ra = 1 \sim 3 \mu m$

---


 SHINKO

## Relationship of Yield with Surface Roughness



Test sample: Comb pattern

Major failures (Ra= 1~ 3 um , L/S=16/16um)




Peel Off




Seed Cu Residue

## Peel Strength of PPE on Smooth plane




SHINKO


# Fine line Patterning by Sputtering



# New Core Structure



# Embedded Capacitor



## Capacitor types


Formation type	Technology node	Capacitance value	Process
Direct formation type	Coated polymers with high DK materials	Small	Screen printing
	Anodized metals	Middle	Sputtering and anodization
Embedded part type	Embedded part with high DK materials	Large	Sputtering and embedding
	Embedded chip condensers	Large	Embedding

High DK Material    Ba(Zr,Ti)O<sub>3</sub>  
                               Ta<sub>x</sub>O<sub>y</sub>  
                               SrTiO<sub>3</sub>


Capacitor value    Small                    several nF  
                               Middle                  several decades nF  
                               Large                    Few hundreds nF over



# Super CSP





## Structure





 SHINKO

## Fabrication Flow (1) Rerouting & Forming Cu posts



## Fabrication Flow (2)




 SHINKO

## Rerouting Pattern on IC Chip



0.5mm pitch SHINKO TEST VEHICLE

CHIP SIZE 9mm sq Minimum L/S 20/20um



 SHINKO

## Comparison of 3-D ass'y

Items / Level	Package level	Chip level	Wafer level
Feasibility	◎	○	△
System Speed	△	○	◎
Key point	<div style="border: 1px solid black; border-radius: 15px; padding: 5px; display: inline-block;"> <b>Thin package</b>                      ↓                      Reduce the trace length                 </div>	Fine pattern Generality	Fine pattern Generality Yield

(Nikkei microdevices, Aug. 1999)


*Current issue*

Wafer thinning process  
 Handling process  
 of the thinned Wafer




An example of the warped wafer (50 μm in thick.)


## Route from Wafer to Thin package.



## Process flow to assemble ILB type thin package.




 SHINKO




A view of ground and polished package.


Appearance of product at each process




A: Solder balls mounted




B: Frame for holding the encap. resin mounted.



C: As encapsulated




D: As backside ground



(a)ILB type

(b)Bump type

The cross sections of the inner connection.



Cross sections of the stacked outer solder joints.

SHINKO

## Reliability of the single thin packages.

Test *	Sample	n	failed
TCT #	Thinned	34pcs	0/34
	Before thinning	12pcs	2/12
PCT \$	Thinned	20pcs	0/20
	Before thinning	12pcs	0/12





\* : Pre-con level\_3 (J-STS-020A)

125°C 24h bake+ 30°C 60% 192h + IR reflow 235°C 3 times

# : Thermal cycle test : -55°C ~+125°C 1,000cycles

\$ : Pressure cuka test : 121°C, 2 atms 100% 336h

## Structures of the thin package.


No.	Cross sections of the thin packages	Routing	Inter connection
1		Circuit-out Fan-out	ILB
2		Circuit-in Fan-out	ILB
3		Circuit-out Fan-out	Bump
4		Circuit-in Fan-out	Bump



# Pre-soldering Technology

031519 20kV X150 200um

## Presoldering for High Density Substrate



 SHINKO

## Variation of Bump High

### Eutectic Solder




Fig.1 Coplanarity of die area after coining




Fig.2 Diameter of coining surface


## Presoldering for Lead Free

Solder	Tm[degC]	Reflow conditions [degC]	Feasibility
Sn-Ag(3.5)	221	255peak,220over30sec.	OK
Sn-Ag(3.5)-Cu(0.75)	217-219	255peak,220over30sec.	OK
Sn-Ag(2.5)-Cu(0.5)-Bi(1.0)		250peak,230over30sec.	on Development
Sn-Zn(7.8)-Bi(3.0)	187-197		on Development
Sn(63)-Pb(37)	183	230peak,183over40sec.	OK



SHINKO

## *Pre Solder : Pre Solder Printing*



## conclusion

1. New technologies for future build-up packages were demonstrated.  
Fine line formation feasibility, Stacked vias and other key technologies were discussed.
2. Pre-soldering for flip chip attachment was demonstrated to 150 um pitch using screen printing.
3. CSPs with fine line patterns were demonstrated and the microfabrication technologies used for their manufacturing were also presented.
4. 3-D packages and their manufacturing process were investigated, and the availability of future 3-D modules is expectable.