

Printed Circuit Board Technology Roadmap 2001 in Japan

Henry H. Utsunomiya

JEITA

Technology Trends on Printed Wiring Boards

September, 2001

Henry H. Utsunomiya

Interconnection Technologies, Inc.



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Contents

- **Introduction on Working Group Members**
- **Trends on Motherboard Technologies**
- **Trends on Substrate Technologies**
- **Difficult Challenges**
- **Summary**



2001 Japan Jisso Technology Roadmap in Seoul,

Introduction on WG Members

- Chair : Henry Utsunomiya ICT
- Motherboard WG :
Hidetaka Hayashi, Fujikura
Toshiki Sasabe, Shipley Fareast
Toshiyuki Kobayashi, CMK
Kazumasa Saito, Hitachi Kokusai



2001 Japan Jisso Technology Roadmap in Seoul,

Introduction on WG Members

- Substrate WG
Ryusuke Yajima, Hitachi Chemical
Kiyotaka Tsukada, I biden
Kuniyuki Tanaka, Shinko Electric
Seiichi Abe, Kyocera
Jun Sasaki, Toppan



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Introduction on WG Members

- Observer

Toyohiko Kumakura, Hitachi Cable

Rikio Komagine, Hitachi Cable

Yoshinori Nakamura, Ibiden

Tadanori Ohminato, Fujikura

Fuminori Yamaguchi, NET

Susumu Honda, Shoei Laboratory



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

WG Activity Report

- Questionnaire Investigation

- ◆ Letter of Request Sending to : 100 Companies

- ◆ Acceptance of Questionnaire Investigation : 60 Companies

- ◆ Data Collected from : 106 Works



2001 Japan Jisso Technology Roadmap in Seoul,

Collected Questionnaire Data

- Buildup PWBs: 18 Works
- All Layer IVH PWBs: 6 Works
- Single Sided PWBs: 3 Works
- Double Sided PWBs : 11 Works
- Multilayer PWBs : 22 Works
- Flexible PWBs: 6 Works
- Rigid-Flex PWBs: 3 Works
- Substrate: 16 Works
- Common Issues: 21 Works



2001 Japan Jisso Technology Roadmap in Seoul,

Classified Production Technology Difficulties

Class	Required Production Technologies	Production Ratio	Cost
Class A Conventional	General Technology	80 %	Reasonable
Class B Leading Edge	Advanced Technology	15 %	Cost up
Class C State of the art	Most Advanced Technology	5 %	High Cost



2001 Japan Jisso Technology Roadmap in Seoul,

Characteristic of PWBs

- **Motherboard PWBs:**
- **Basically supply to domestic market**
- **World most advanced technology for High Density Jisso Application (Especially Buildup Technology)**
- **Delayed of development for Embedded Passive Devices & Embedded Active Devices from Europe, USA & Singapore**
- **Also delayed in R&D for Opto/electronics Jisso from Europe & USA**



2001 Japan Jisso Technology Roadmap in Seoul,

Characteristic of PWBs

- **Substrate:**
- **Holding 80% of Worldwide Market**
- **World most leading technology for Advanced substrate in volume production**
- 3. **Already started production of EPD substrate**
- 4. **Getting more severe competition against Taiwan & Korea**



2001 Japan Jisso Technology Roadmap in Seoul,


Technology Trends for Motherboard PWBs

- Characteristic Trends for Base Materials
- Mechanical Specifications Trends
- Conductor Specifications Trends
- Hole Specifications Trends
- Trends for Time to Market
- Trends for Cost



2001 Japan Jisso Technology Roadmap in Seoul,


Trends on Glass Transition Temperature for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on CTE for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Dielectric Constant for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Dielectric Loss for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. PWB Thickness for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Max. Number of Layers for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Dielectric Material Thickness for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Conductor Thickness for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Conductor Width for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Plated Through Hole Diameter for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. IVH Diameter for Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Max. Number of Holes for MLB Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Max. Number of Holes for Buildup Mother Board



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends of Max. Number of Micro Via Holes for Buildup



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Trends on Average Lead Time for Mother Board




2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Trends on Average Price for Mother Board

(K Yen/m²)



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Cost Reduction Requirements from Electronics Products

	2 0 0 0	2 0 0 5	2 0 1 0
Not too oP&	1 0%0	2 09 %	1 09 %
Digital TV	1 0%0	6 09 %	3 08 %
Digital Cam order	1 0%0	7 58 %	5 06 %
Cellular-p on e	1 0%0	6 09 0%	5 08 %
We ma le PDA	1 0%0	7 0%	5 0%

Source: 2001 JJTR-WG1 Activity Result, EIAJ



2001 Japan Jisso Technology Roadmap in Seoul,


Technical Trends for Substrate

- Trends on Base Material Characteristic
- Trends on Mechanical Specifications
- Trends on Conductor Specifications
- Trends on Hole Specifications
- Trends on Average Lead Time
- Trends on Average Cost



2001 Japan Jisso Technology Roadmap in Seoul,


Trends on Glass Transition Temperature for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on X-Y Dimension CTE for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Dielectric Constant for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Dielectric Loss for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Finished Substrate Thickness



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Conductor Width for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Characteristic Impedance Control for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Hole Diameter for Tape Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Hole Diameter for Rigid Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Hole Diameter for Buildup Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Min. Hole Diameter for Ceramics Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Average Lead Time for Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Average Cost for 45mm² Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Average Cost for 25mm² Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Trends on Average Cost for 12mm² Substrate



2001 Japan Jisso Technology Roadmap in Seoul,


Difficult Challenges

- Mother Board Base Material
- Substrate Base Material
- Mother Board Mechanical Specifications
- Substrate Mechanical Specifications
- Mother Board Conductor Specifications
- Substrate Conductor Specifications



2001 Japan Jisso Technology Roadmap in Seoul,


Trends on Class C Mother Board Glass Transition Temperature



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Substrate Glass Transition Temperature



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board CTE



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Substrate X-Y Dimension CTE



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board Dielectric Constant



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Substrate Dielectric Constant



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board Dielectric Loss



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Substrate Dielectric Loss



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board Max. Number of Layers



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Trends on Class C Mother Board Min. Conductor Width



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Min. Line/Space Requirements from Electronics Products

	2 0 0 0	2 0 0 5	2 0 1 0
Not too precise (μm)	1 0/100 0 5 0/0	5 0/0 4 0/0	2 0/0 2 0/0
Digital TV (μm)	1 5/105 0 1 0/100 0	1 0/100 0 8 0/0	8 0/0 5 0/0
Digital Cam order (μm)	7 0/5 1 0/100 0	5 0/0 5 0/0	5 0/0 2 0/0
Cellular phone (μm)	1 0/100 0 5 0/0	5 0/0 2 0/5	2 0/5 1 0/5
Web PDA (μm)	1 5/105 0	5 0/0	3 0/0


Source: 2001 JJTR-WG1 Activity Result, EIAJ



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board Min. PTH Diameter



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Mother Board Min. IVH Diameter



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Outer Pad Diameter for Class C Substrate



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA


Trends on Class C Substrate Min. Conductor Width



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Trends on Class C Substrate Min. PTH Diameter



2001 Japan Jisso Technology Roadmap in Seoul,

JEITA

Summary

- Fine Pitch Technology will be accelerated among next decade
- Buildup Technology is Key Technology for High Density Interconnection
- Novel Base Material is critical for High Speed, Area Array Flip Chip Application
- Japanese PWB Technology Roadmap will be Published soon.



2001 Japan Jisso Technology Roadmap in Seoul,