

Rapid thermal Annealing에 의한 300mm Polished 및 Epitaxial 실리콘 웨이퍼의 슬립 형성
 (Slip Formation of 300mm Polished and Epitaxial Silicon Wafer Annealed by Rapid Thermal Annealing)

박기훈, 이곤섭, 박재근, 조규철*
 한양대학교 첨단 반도체 소재/소자 개발 연구소
 *삼성전자 기흥, 생산 기술팀

Abstract

Slip generation on 300mm polished and epitaxial wafer was reviewed after rapid thermal annealing (RTA). In addition, wafers which were epitaxial heat treated without epi layer deposition also studied. In the RTA system with three supporting pins, slip was produced above 1150°C for polished wafer while it was produced above 1100°C for p/p- and p/p+ epitaxial wafer. The length and density of slip for epitaxial wafer was much higher than that for polished wafer. The deposition of low temperature oxide with 4000Å in thickness on the epitaxial wafer backside does not lessen slip formation. The slip generation in 300mm polished and epitaxial wafers annealed by RTA strongly depends on annealing temperature and annealing time; i.e., higher annealing temperature and annealing time of RTA leads to higher length and density of slip.




Fig. shows X-ray topography images of rapid thermal annealed wafers. Conditions were ramp up/down rate 50°C, annealing time 60sec, annealing temperature 1150°C, Ar ambient.