Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2000.11b
- /
- Pages.172-175
- /
- 2000
Implementation of Design Rule Checker for IP Design
IP 설계를 위한 설계규칙 검사기 구현
Abstract
In this paper, we address the requirement of VHDL parser for design rule checker, and the structure and implementing method of design rule checker which checks if IP design is valuable to reuse. This checker builds the grammar trees from the design rules, and the internal graphs representation from IP design data. It maps the nodes of the grammar trees and the internal graphs to check if it violates the design rules. The design rule checker can do the cross reference between source codes and error messages to find error position easy.
Keywords