

A 3.3V 10BIT CURRENT-MODE FOLDING AND INTERPOLATING CMOS A/ D CONVERTER USING AN ARITHMETIC FUNCTIONALITY

Jin-Won Chung, Sung-Yong Park, Mi-Hee Lee and Kwang-Sub Yoon

Dept. of Electronic Engineering, Inha University
253 Younhyun-dong, Nam-Gu, Incheon, 402-751, Korea

E-mail : g1991195@inhavision.inha.ac.kr

Abstract

A low power 10bit current-mode folding and interpolating CMOS analog to digital converter (ADC) with arithmetic folding blocks is presented in this paper. A current-mode two-level folding amplifier with a high folding rate (FR) is designed not only to prevent ADC from increasing a FR excessively, but also to perform a high resolution at a single power supply of 3.3V. The proposed ADC is implemented by a 0.6 μ m n-well CMOS single poly/double metal process. The simulation result shows a differential nonlinearity (DNL) of $\pm 0.5LSB$, an integral nonlinearity (INL) of $\pm 0.0LSB$.

I. INTRODUCTION

High speed ADC are required to not only to interface analog signal to digital signal processing systems but also the using of digital CMOS process that allows the use of ADC in mixed analog-digital signal processing systems. due to the rapid development in digital CMOS technology, more and more functionality can be integrated onto a single chip. Single-chip solutions are becoming an attractive approach for systems with increasing complexity. since, the current-mode circuit technique is expected to handle essentially a higher speed operation and lower power dissipation than previously used for voltage-mode circuits [1]-[3].

In this work, the current-mode circuit employed in the ADC should be able to offer essentially a lower power dissipation than the voltage-mode circuit reported previously. On the other hand, the conventional folding amplifiers with a high FR can give rise to a nonlinearity error due to device mismatches, since they usually employ a large number of the reference current sources. It results in a large power dissipation of the ADC. Increasing the folding factor is only efficient

when it justifies the decrease in the number of comparators to realize a low power, small chip size. By the way of this analog preprocessing of the A/D converter is resulted into the high folding factor based on improved high resolution implementation for video-channel receiver applications in the booming market of telecommunication wireless equipment.

II. THE 10 BIT CURRENT-MODE CMOS ADC USING ARITHMETIC FUNCTIONALITY

The block diagram of the proposed 10bit current-mode folding and interpolating ADC is presented in Fig. 1.




Fig. 1. Block diagram of the proposed 10bit current-mode folding and interpolating ADC.

The proposed ADC consists of 9 arithmetic folding blocks (AFB1, AFB2, AFB3, ..., AFB9) in parallel, a current-mode interpolating block, 64 current comparators, a digital encoder, and reference voltage generator. In order to implement a 10bit resolution of the proposed ADC architecture with a maximum input frequency, the folding rate (FR) and the interpolating rate(IR) are

chosen as 128 and 8, respectively. The maximum input frequency of the folding ADC, $f_{in,max}$ can be

$$f_{in,max} = \frac{2BW}{\pi \cdot FR} \quad (1)$$

given as:

where BW (analog bandwidth) is proportional to the voltage gain of a folding amplifier within ADC [4],[5].

The 128(=8×16) FR can be achieved by 9 arithmetic folding blocks whose FR is 16. The proposed architecture to process folding signals heavily depends on a simple arithmetic manipulation such as addition and subtraction. The block diagram of the arithmetic folding block (AFB) is shown in Fig. 2.




Fig. 2. Block diagram of the arithmetic folding block (AFB) with addition and subtraction function.




Fig. 3. Circuit schematic of two-level folding amplifier (FA).

It includes a voltage reference generator, 9 two-level folding amplifiers (FA), and an arithmetic current mirror. In order to generate fully differential current signals, $I_{out,i}$ and $\bar{I}_{out,i}$ from a

FA, two adjacent reference voltages, $V_{ref,i}$ and $V_{ref,i+1}$ should satisfy the following condition:

$$\Delta V_{ref} = |V_{ref(i+1)} - V_{ref(i)}| \geq 2\sqrt{\frac{2I_{ss}}{\beta_n}} \quad (2)$$

where I_{ss} and $\hat{\alpha}$ are a bias current and device transconductance parameter, respectively. The two-level folding amplifier shown in Fig. 3 consists of two differential pairs serially connected, two reference voltages and one reference current source. The nine differential folding signals from FA can be successively added by an arithmetic current mirror (ACM), as shown in Fig.4.




Fig. 4. Circuit diagram of the arithmetic current mirror (ACM).

It produces the resultant folding signal, $I_{f,i}$ with FR of 16. This signal processing procedure is illustrated in Fig. 5.




Fig. 5. Procedure to generate a folding signal, $I_{f,i}$ with FR=16.

This procedure can be also described by:

$$I_{f,i} = \sum_{K=1}^4 I_{OUT,2K-1} + \sum_{K=1}^4 \bar{I}_{OUT,2K} \quad (3)$$

where $I_{OUT,2K-1}$ and $\bar{I}_{OUT,2K}$ are a folding current and

a differential folding current, respectively. The interpolating rate of 8 can be achieved by the current-mode interpolating circuit presented in Fig.6 [6] ~[8].




Fig. 6. Circuit diagram of the current-mode interpolating circuit.

The interpolating current signals between K^{th} and $K+1^{\text{th}}$ folding blocks can be obtained by:

The interpolating current signals are fed into the

$$I_{INTi} = \frac{[(IR-i) \cdot I_{f,k} + i \cdot I_{f,k+1}]}{IR}, i = 0,1,2,\dots,IR \quad (4)$$

64 current comparators to generate the 1024 circular coded voltage signals. In the current-comparator circuit employed in the folding-interpolation ADC, Transmission gates are inserted in inverter chain for latching to synchronize the input of current subtraction amplifier. To decrease glitch in transmission gates and buffer to other module, NAND latch is used in the comparators. The digital encoder finally converts the 1024 circular codes into the 10 bit binary codes. The proposed ADC with a single supply of 3.3V has been simulated by HSPICE. Fig. 7 illustrates the simulated waveform of the eight folding current signals from the arithmetic current mirror. The resultant simulated folding signal with FR of 16 and folding signals from 9 AFB are demonstrated in Fig. 8 and Fig. 9, respectively. The interpolating current signals with IR=8 are simulated and presented in Fig. 10.

III. SIMULATION RESULTS

The proposed ADC designed in the 06 μm n-well CMOS double-poly double-metal technology with single 3.3V supply has been simulated with HSPICE. The successive procedure of generating folding signal(FR=16) by ACM is illustrated in Fig. 7 and Fig. 8. The Figure 9 shows a plot of folding signals from the 9AFBs. Also shown are used in obtaining the interpolating current signals from folding blocks in Fig. 10.




Fig. 7. Plot of the eight simulated folding signals from ACM (FR=2).




Fig. 8. Plot of the simulated folding signals, I^0 with FR of 16.




Fig. 9. Plot of the simulated folding signals from 9 AFBs.




Fig. 10. Plot of the simulated 10bit folding and interpolating signals.

IV. CONCLUSION

The proposed 10-bit 3.3v Nyquist ADC is expected for a high speed and a low power

operation with using the current-mode folding interpolation, the current comparators, and the digital encoder. Furthermore, it has been focused on high folding factor and a small number of current reference sources by arithmetic approach in folding systems. Table 1 summarizes the simulated performance of the proposed 10bit ADC. The designed 10bit Nyquist current-mode ADC is expected to be suitable for an application of low power portable devices such as digital camcorder or IF and baseband communication module in front-end block for SDR(Software Defined Radio)

Table. 1 Summary of the simulation results

Resolution	10 bit
Maximum Sample Rate	20 MSamples/s
DNL	$\leq \pm 0.5\text{LSB}$
INL	$\leq \pm 1.0\text{LSB}$
Power dissipation	150mW
Supply voltage	+ 3.3V
Technology	0.6 μm CMOS n-well

ACKNOWLEDGEMENT

This research was supported by the grant of KOSEF (contract No: 1999-2-302-002-3).

REFERENCES

- [1] R.Roovers and M.S.J.Steyaert, "A 175-MS/s, 6-bit, 160mW, 3.3v CMOS A/D Converter," IEEE J.Solid-State Circuits. Vol.31, no.7, pp.938-944,July.1996.
- [2] G. Hoogzaad and R. Roovers, "A 65-mW, 10-bit, 40-MS/s, BiCMOS Nyquist ADC in 0.8 μm^2 ," IEEE J.Solid-State Circuits, Vol. 34, no.12,pp. 1796-1802,Dec. 1999.
- [3] M.P. Flynn and B. Sheahan, "A 400-MS/s,6-b CMOS Folding and Interpolating ADC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1932-1938, Dec. 1998.
- [4] A.G.W.Venes,and R.J.van de plassche, "An 80MHz 80mW 8b CMOS Folding A/D Converter with Distributed T/H Preprocessing," ISSCC Digest of Technical Papers, pp.318-319,Feb,1996.
- [5] B. Nauta and A. Venes, "A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1302-1308, Dec. 1995.
- [6] M.J.Cho and B.S.Song, "An 8b 100-MS/s CMOS Pipelined Folding ADC," Symposium on VLSI Circuits Digest of Technical Papers pp. 81-82, 1999.
- [7] M.J.Cho and B.S.Song, "A 1V 6-b 50MHz Current-Interpolating CMOS ADC," Symposium on VLSI Circuits Digest of Technical Papers, pp.79-80, 1999.
- [8] K. Bult and A.Buchwald, "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1- μm^2 ," IEEE J.Solid-State Circuits. Vol .32 ,no.12, pp.1887-1895,Dec.1997.