Design of a High-speed Decision Feedback Equalizer ASIC chip using the Constant-Modulus Algorithm

CMA 알고리즘을 이용한 고속 DFE 등화기의 ASIC 칩 설계

  • Published : 2000.06.01

Abstract

This paper describes an equalizer using the DFE (Decision Feedback Equalizer) structure, CMA. (Constant Modulus Algorithm) and LMS (Least Mean Square) algorithms. We employ high speed multipliers, square logics and many CSAs (Carry Save Adder) for high speed operations. We have developed floating-point models and fixed-point models using the COSSAP$\^$TM/ CAD tool and developed VHDL models. We have peformed logic synthesis using the SYNOPSYS$\^$TM/ CAD tool and the SAMSUNG 0.5 $\mu\textrm{m}$ standard cell library (STD80). The total number of gates is about 130,000.

Keywords