대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)
- 대한전자공학회 1999년도 추계종합학술대회 논문집
- /
- Pages.408-411
- /
- 1999
다중처리형 마이크로프로세서 미세구조 시뮬레이터
Microarchitecture Simulator for On-Chip Multiprocessor Microprocessor
- Park, Kyoung (Computer System Department, ETRI) ;
- Hahn, Woo-Jong (Computer System Department, ETRI)
- 발행 : 1999.11.01
초록
Microarchitecture simulator is an important tool to verify and optimize the microarchitecture of a new microprocessor. Moreover. it can be use as a performance simulator to estimate the target microprocessor′s performance. And system software designers can use it as a software developing environment. This paper describes a "microarchitecture simulator for on-chip Multiprocessor microprocessor". It is a program-driven and cycle-based simulator that can execute simultaneous mutithreading benchmarks. We verified the microarchitecture of a new on-chip multiprocessor microprocessor with it and did performance simulations to estimate the performance of the on-chip multiprocessor microprocessor.
키워드