대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

HDL을 이용한 SDRAM Controller의 설계

Design of SDRAM Controller in HDL

  • 김용국 (단국대학교 전자컴퓨터공학부) ;
  • 오경욱 (단국대학교 전자컴퓨터공학부) ;
  • 이영희 (단국대학교 전자컴퓨터공학부)
  • 발행 : 1999.06.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this research we designed and synthesized an effective Synchronous DRAM controller for Interleaved Column Mode Access with VHDL. When target device was ALTERA CPLD MA$\times$712 105 logic cells were used. The result of the simulation at 66MHz clock operation, the clock-to-output time t$_{co}$ was 4.5㎱ and the SDRAM controller was in good working order.r. good working order.

키워드