시간 상이점을 이용한 자체 검진 비교기의 설계에 관한 연구

A Study on The Design of The Self-Checking Comparator Using Time Diversity

  • 신석균 (광운대학교 제어계측공학과) ;
  • 양성현 (광운대학교 전자공학) ;
  • 이기서 (광운대학교 제어계측공학과)
  • 발행 : 1998.11.01

초록

This paper presents the design of self-checking comparator using the time diversity and the application to 8 bit CPU for the implementation of fault tolerant computer system. this self-checking comparator was designed with the different time Points in which temporary faults were raised by electrical noise between duplicated functional blocks. also this self-checking comparator was simulated in the method of the fault injection using 4 bit shift register counter. we designed the duplicated Emotional block and the self-checking comparator in the single chip using the Altera EPLD and could verify the reliability and the fault detection coverage through the modeling of temporary faults ,especially intermittent faults. at the results of this research, the reliability and the fault detection coverage were implemented through the self-checking comparator using the time diversity.

키워드