

# Thermal treatment effect of CaF<sub>2</sub> films for TFT gate insulator applications

Do Young Kim, Suk Won Choi, and Junsin Yi  
School of Electrical and Computer Engineering,  
Sungkyunkwan University, Suwon 440-746, Korea

## Abstract

Fluoride (CaF<sub>2</sub>) films exhibited a cubic structure with similar lattice constant to that of Si and have sufficient breakdown electric field as gate dielectric material. Therefore, CaF<sub>2</sub> are expected to replace conventional insulator such as SiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, and Al<sub>2</sub>O<sub>3</sub>. However, CaF<sub>2</sub> films showed hysteresis properties due to mobile charges in the film. To solve this problem we performed thermal treatment and achieved improved film characteristics in hysteresis properties and breakdown electric field. C-V results indicate a reduced hysteresis window of  $\Delta V=0.2V$ , low interface state  $D_{it}=2.0 \times 10^{11} \text{cm}^{-1} \text{eV}^{-1}$  in midgap, and good MIS diode properties. We observed a preferential crystallization of (200) plane from XRD analysis. RTA treatment effects on various material properties of CaF<sub>2</sub> are presented in this paper.

## 1. Introduction

Fluoride film have many practical applications such as gate insulator of thin film transistor (TFT), antireflection coating, and optical waveguide. We carried out a research work on CaF<sub>2</sub> gate insulator for TFT applications. Most of gate oxide films like SiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, Al<sub>2</sub>O<sub>3</sub>, and SiO<sub>x</sub> exhibited problems on interface trap charge density ( $D_{it}$ ), lattice mismatch, interface state in corporation with O-H bond created by mobile hydrogen atoms in a-Si:H and oxygen atoms in gate oxide layer. We have employed fluoride film as a gate insulator for TFT applications. CaF<sub>2</sub> films with low  $D_{it}$  and similar lattice constant to Si surface are expected to circumvent problems in conventional gate insulators.

## 2. Experimental Procedures

We used to (100) p-type Si (10~20Ω cm) as a substrate of MIS structure samples. To remove substrate contamination, p-Si substrate was cleaned by RCA method. Upon cleaning of p-Si, a metal of Al electrode was deposited at the backside of Si substrate to the thickness of 2000 Å by thermal evaporation method. Thermal treatment

using a resistive thermal furnace in 620°C for 15min with N<sub>2</sub> gas flow rate of 2.5 *lpm* formed a backside ohmic contact. To remove negative oxide layer (<20 Å) Si surface were dipped to BHF (HF(49%) : H<sub>2</sub>O = 1:10) for few seconds. Fabricated MIS device structure is shown in Fig. 1. CaF<sub>2</sub> deposition source was in 3-5mm pieces with purity of 99.95%. To prevent explosive evaporation of poly atomic clusters we used baffled furnace type as a source boat. Top electrode metals were formed with thickness of 500~700 Å for an electrical property measurement. MIS devices were treated by Rapid Thermal Anneal (RTA) system for various temperatures and time durations. Interface and film properties of CaF<sub>2</sub> were evaluated by C-V and I-V measurement using Keithley 617, Fluke 5100B, Boonton 7200, and computer data acquisition system. We determined breakdown electric field ( $E_{br}$ ) from I-V characterization. These electrical properties were analyzed in conjunction with structural properties using a XRD result.

### 3. Results and Discussions

p-Si(100) substrate have exhibited the resistivity of 10~15 Ω cm from four-point probe measurement. Irwin curve showed doping density of 10<sup>15</sup> cm<sup>-3</sup> for the corresponding substrate resistivity. Figure 2 shows C-V results of MIS at 1MHz as a function of substrate temperature during the film growth. We calculated dielectric constant of samples from accumulation region capacitance which is somewhat lower value ( $\epsilon_r \sim 4.11$ ) than bulk CaF<sub>2</sub> ( $\epsilon_r = 6.8$ ). In case of sample grown at room temperature, there existed a shoulder in front of the inversion region because the internal structure of insulator have positive charges and defects induced by low thermal energy due to the low substrate temperature. Low temperature deposited CaF<sub>2</sub> films showed the high value of flatband shift window as  $\Delta V = 0.5 \sim 1V$  depending on a bias scan direction which indicates imperfection of growth film quality. Interface trap density calculated from HF C-V and Quasistatic method showed low  $D_{it}$  of  $1.8 \times 10^{11} \text{ cm}^{-1} \text{ eV}^{-1}$  for 100°C deposited sample. Figure 3 shows  $D_{it}$  profile as a function of deposition temperature. This result indicates that very high deposition temperature lead to an increased  $D_{it} > 2.6 \times 10^{11} \text{ cm}^{-1} \text{ eV}^{-1}$ . Current-Voltage(I-V) characteristics showed conventional p-n junction diode profile. But  $E_{br}$  decreased as repeatedly applied high voltage bias to the MIS devices from 0.7MV/cm to 0.3MV/cm. I-V curve changed into ohmic curve when electric field exceeded  $E_{br}$ . We observed in comparison with C-V and I-V that hysteresis properties were occurred for the low substrate temperature but this disappeared as increasing temperature. However, I-V properties of sample without hysteresis were not so good as MIS devices with hysteresis because of low  $E_{br} < 0.3 \text{ MV/cm}$ . This causes some problems to the gate insulator application because of instabilities and low  $E_{br}$  characteristics. But low temperature deposited samples

exhibited high  $E_{br}$  and good diode properties. If hysteresis loop can be reduced to this sample, we expect that CaF<sub>2</sub> films to be adopted in gate insulator application. Aiming at this expectation, we carry out an anneal treatment using a RTA system. Figure 4 shows C-V characteristics before and after anneal treatment of 400°C for 100sec on the sample deposited at 100°C. Anneal temperature of 400°C exhibited an improved  $\Delta V$  than other RTA treatment temperature. This result indicates imperfection of insulator was removed during RTA process. Dielectric failure was detected for the anneal treated samples at high temperature because film stress relaxation created pinholes and pittings. This result was analyzed in conjunction with crystalline analysis. Figure 5 shows XRD curves as a function of anneal temperature. As anneal temperature was increased, CaF<sub>2</sub> films are transformed to randomly oriented from (200) preferential orientation for 400°C RTA anneal treated sample. XRD results and electrical characterizations are well explain the property improvement by 400°C RTA.

#### 4. Conclusion

In this work we deposited CaF<sub>2</sub> film by thermal evaporation method on the p-Si(100) substrate. Low temperature deposited MIS device have larger hysteresis  $\Delta V$  than high temperature deposition. But high temperature deposited film had lower  $E_{br}$  than low temperature deposited device. This properties induce problems as gate insulator of TFT application. RTA of 400°C for 100sec improved this short fall. After annealing we observed  $\Delta V$  decreased less than 0.3V. From crystalline analysis result on 400°C RTA sample, the peak of (200) plane showed FWHM=0.2 and lattice constant  $a=5.81\text{ \AA}$ . Our recommendation for the high quality MIS device is that deposition temperature of 100°C, thickness 1500 Å, and RTA 400°C for 100sec.

#### Acknowledgments

This work was supported by G7 project and authors recognize financial support from Ministry of Trade, Industry, and Energy.

#### References

- 1 Gerard Barnottin, Andre Vapaille, *Instabilities in Silicon Devices*, **2**, (1989).
- 2 D. B. Cuttriss, *Bell Syst. Tech. J.* **40**, (1961) 509.
- 3 S. Sinharoy, *Thin Solid Films*, **187** (1990) 231.
- 4 J. C. Alvarez, M. I. Veksler, I. V. Grekhov, N. S. Sokolov, and A. F. Shulekin *Semiconductors*, **30** (7) (1996) 698.
- 5 Tanemasa Asano and Hiroshi Ishiwara, *Jpn. J. Appl. Phys.*, **21**, No. 10, (1982), L630.
- 6 M. Barkai, Y. Lereah and E. Grünbaum, *Thin Solid Films*, **139** (1986) 287.




Fig. 1. MIS structure using CaF<sub>2</sub> insulator




Fig. 2. Hysteresis properties as a function of substrate temperature (1) room temp. (2) 100°C (3) 200°C





Fig. 4. Hysteresis properties after RTA

Fig. 3. D<sub>it</sub> of CaF<sub>2</sub>/p-Si(100) as a function of substrate temperature. (1) 100°C (2) 200°C (3) 300°C



(1) before annealing (2) after annealing (3) ideal curve




Fig. 5. XRD curve as a function of RTA annealing temperature (1) 400°C (2) 500°C (3) 600°C (4) 700°C (5) before RTA