# Investigations of Pd based hybrid ohmic contacts to high-low doped n-type GaAs

Hong Koo Baik, Joon Seop Kwak

School of Materials Science and Engineering, Yonsei University, Seoul 120-749, Korea

Abstract - To improve electrical properties and uniformity of high-low doped n-type GaAs, new ohmic contacts with a low-resistance and the superior uniformity was developed using a concept of hybrid ohmic contact. The hybrid ohmic contact displayed good surface and interface morphology and had minimum contact resistivity of  $3 \times 10^{-6}$   $\Omega$  cm<sup>2</sup> in a wide annealing temperature ranged from  $340^{\circ}$ C to  $420^{\circ}$ C, which was much wider than that of conventional ohmic contacts. The microstructural analysis showed that the Pd/Ge/Ti/Au contact formed a nonspiking Pd/Ge ohmic contact at low annealing temperature (~300°C) and also produced an alloyed AuGe contact at high annealing temperature (~400°C), resulting in hybrid ohmic contacts.

### I. Introduction

GaAs has been investigated and exploited for high speed digital and analog devices as well as optoelectronic applications[1]. Currently, high frequency power MESFETs operating at low voltages have been actively sought for high performance cellular phone and personal communication system[2]-[4].

Recently, high-low doped channel structure grown by molecular beam epitaxy (MBE) was demonstrated in developing a low-voltage-operating GaAs power MESFET[4]. The

advantages of this structure are low gate capacitance, high gate-to-drain breakdown voltage, and uniform and high transconductance with gate bias in the device operation. In developing a device with high performance, low-resistance ohmic contact to the high-low doped n-GaAs is essentially needed, because this allows a low knee voltage and minimizes dissipation of power, with resulting increased efficiency and lower operating temperatures.

Alloyed AuGeNi ohmic contacts commonly used as ohmic contacts to n-GaAs with a contact resistivity in the low-10<sup>-6</sup> Ω cm<sup>2</sup> range[5]. However, AuGeNi contacts have a rough surface and thermal instability during subsequent fabrication processes[6], which cause non-uniformity in electrical properties. To overcome the problems, nonspiking Pd/Ge ohmic contacts have been developed based upon the concept of solid-phase regrowth using n-GaAs/Pd/Ge system[7]. The contacts yield low contact resistivity, smooth surface and good edge definition. However, the Pd/Ge ohmic contacts also have problems that the contact resistance degraded one order of magnitude after isothermal annealing for 5 h at 400°C and the process-window for rapid thermal annealing (RTA) is narrow, which results in large variation of contact resistance in a wafer[7]-[8].

In this work, we focus on the enhancement of electrical properties and uniformity of high-low doped n-type GaAs through development of new ohmic contact having thermal stability, low-resistance, and good uniformity of contact resistance. For this purpose, we design new ohmic contact systems with a concept of hybrid contacts and elucidate the formation mechanism of the hybrid ohmic contacts.

### **II. EXPERIMENTAL PROCEDURES**

A layer structure for ohmic contact resistance measurements was formed by MBE on 3 inch semi-insulating (100)-oriented GaAs wafer. The structure consists of a 1µm thick undoped buffer layer in which GaAs/AlGaAs superlattices were introduced, a thin active layer doped to mid-10<sup>17</sup>cm<sup>-3</sup> (high doped layer), a thick active layer doped to mid-10<sup>16</sup>cm<sup>-3</sup> (low doped layer), and an undoped GaAs layer for surface passivation. Top layer of the undoped GaAs has a role of protecting the active layer from the surface defects created by oxygen chemisorption[9].

The ohmic contact resistivity (Rc) were measured using the transmission line method (TLM) where interspacing between metal pads were 5, 10, 15, 20, 30, 40, and 50µm. TLM test structures were defined by patterning photoresist and chemical etching using H<sub>3</sub>PO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>: H<sub>2</sub>O solution.

Prior to metal deposition, the GaAs surface was cleaned by dipping into HCl:H<sub>2</sub>O, followed by a de-ionized water rinse and N<sub>2</sub> dry. A layered structure of ohmic metals was evaporated sequentially using an electron beam




Fig. 1. A schematic cross-sectional illustration of samples A, B, and C.

under  $1 \times 10^{-6}$  Torr. Cross sections of the samples are shown schematically in Fig. 1. In the samples, the thickness of the Pd and Ge layers are chosen such that, upon annealing, the entire layer of Pd is consumed in the formation of PdGe, with excess Ge remaining, and followed by deposition of Ti/Au layers for produce hybrid contacts. For sample B, a thin Au layer is sandwiched between Pd and Ge layers in order to generate more Ga vacancies in the GaAs substrate through the interaction between the Au layer and Ga. For sample C, a thin Ge layer is added into Pd layer to supply more dopants in the GaAs substrate.

After the metal deposition, the photoresists were lifted off. The samples were annealed by rapid thermal annealing(RTA) method in N₂ ambient at the temperature range of 300-500 °C for 20 s.

### III. RESULTS AND DISCUSSION

## A. Electrical properties of the hybrid ohmic contacts

Figure 2 shows variation of contact resistivity as a function of annealing temperature for the three samples. A typical U-shape dependence of the contact resistivity on the annealing




Fig. 2. Variation of contact resistance as a function of annealing temperature for samples A, B, and C.

temperatures was obtained[10]. For sample A, the Rc decreases with increasing the annealing temperature from 300 to  $340^{\circ}\text{C}$ , and is almost constant at  $3.0 \times 10^{-6} \cdot \Omega \text{ cm}^2$  in a wide annealing temperature ranged from 340 to  $420^{\circ}\text{C}$ . Figure 2 clearly indicates that the minimum contact resistivity of sample A is two times lower than that of previously reported nonspiking Pd/Ge contact  $(\sim 7 \times 10^{-6} \,\Omega \,\text{cm}^2)[11]$ . Further increase in annealing temperature results in the increase of contact resistivity.

The addition of the thin Ge layer (sample C) reduced the minimum contact resistivity to 2.6  $\times 10^{-6}~\Omega\,\text{cm}^2$ , while the thin Au layer (sample B) increases the minimum contact resistivity to  $3.8\times 10^{-6}~\Omega\,\text{cm}^2$ . Figure 2 indicates that the hybrid contacts developed in this work displayed low contact resistivity in a wide temperature range.

The thermal stability for samples A, B, and C were investigated using isothermal annealing at 400°C. The contact resistances are shown in Fig. 3 as a function of annealing times. The contact resistivities are almost unchanged even after




Fig. 3. Changes of contact resistances of samples A, B, and C during isothermal annealing at  $400\,^{\circ}$ C. The initial annealing condition was  $380\,^{\circ}$ C for  $20\,^{\circ}$ s.

annealing for 5 h at 400°C. Note that the thermal stability of the samples is much better than that of previously reported Pd/Ge ohmic contacts[7].

### B. Formation mechanism of hybrid ohmic contacts

elucidate formation order to the mechanism of the Pd based hybrid ohmic contacts, we investigated the the role Ti layer deposited between Pd/Ge and Au through the comparison among Pd/Ge/Au, Pd/Ge/Mo/Au, and Pd/Ge/Ti/Au contacts. When the layer was absent (i.e. Pd/Ge/Au contact), a ohmic contact with high contact resistance was formed only at high annealing temperature of 460 °C. When Mo was added between Pd/Ge and Au (i.e. Pd/Ge/Mo/Au contact), an ohmic contact was produced only at low annealing temperature of 300°C. In case of Ti (i.e. Pd/Ge/Ti/Au contact), an ohmic contact with a wide-process-window ranging from 340 to 420°C was obtained with a low-resistance. Auger depth profile and X-ray diffraction results showed that the Pd/Ge/Au contact and the Pd/Ge/Mo/Au contact were produced by alloyed AuGe contact and nonspiking Pd/Ge contact, respectively, while the Pd/Ge/Ti/Au contact was formed by both the Pd/Ge contact and the AuGe contact through appropriate control of Au indiffusion by Ti. When the annealing temperature was lower than 300°C, ohmic contact was formed through solid phase regrowth of GaAs doped with Ge (Pd/Ge contact). When the annealing temperature was above 340°C, the ohmic contact was produced through the formation of AuGa, followed by generation of free electrons by the incorporation of Ge into the Ga vacancies. This resulted in the Pd/Ge/Ti/Au ohmic low-resistance hybrid contact with a wide-process-window. From these results, appropriate control of Au indiffusion by Ti was essential to the formation of the Pd based hybrid ohmic contacts.

For further elucidation of the formation mechanism of the hybrid ohmic contacts, interfacial microstructures of Pd/Ge/Ti/Au ohmic contact to GaAs were investigated using cross-sectional transmission electron microscopy (XTEM), and their results were used to

interpret the electrical properties. Figure 4 shows XTEM micrographs of three samples: asdeposited, and annealed separately at 300°C and at 380°C for 20s. Annealing at 300°C, as shown in Fig. 4(b), yielded the layer structure of GaAs/PdGe/Au<sub>4</sub>Ti/Ti oxide. The ohmic contact was formed through a solid phase regrowth of GaAs heavily doped with Ge below the PdGe layer. At 380°C, the layer structure was changed to GaAs/(Ge-Ti-As)/PdGe/(TiO2, As2O3), as shown in Fig. 4(c). Spikes composed of Au and AuGa were found at the grain boundaries of the PdGe compound. The formation of AuGa at 380°C reduced the contact resistance through the creation of more Ga vacancies at the interface of GaAs/PdGe, and the incorporation of elemental Ge. In addition, formation of AuGa through fast indiffusion of Au toward GaAs substrate allowed the contact to be formed directly on the buried high-doped GaAs layer, which eliminated the resistance due to lowdoped GaAs layer and the high-low resistance, with resulting further reduction of contact resistance.

Figure 5 shows an energy-band diagram of






Fig. 4. Bright-field XTEM micrograph of the hybrid Pd/Ge/Ti/Au contact under three conditions : (a) asdeposited state, (b) annealed at 300 ℃ for 20s, and (c) annealed at 380 ℃ for 20s.








Fig. 5. Energy-band diagrams for samples (a) in the as-deposited state, (b) annealed at  $300\,^{\circ}\mathrm{C}$  and (c) annealed at  $380\,^{\circ}\mathrm{C}$ . The contact is formed on the surface of low-doped GaAs after annealed at  $300\,^{\circ}\mathrm{C}$ . It directly contacts the buried high-doped GaAs layer at  $380\,^{\circ}\mathrm{C}$ .

the n-GaAs/contact deduced from the electrical and microstructural analysis. In the as-deposited state, the Schottky barrier with a thick depletion layer and high barrier is formed at the n-GaAs/contact interface[12], which prevents the formation of an ohmic contact in the as-deposited state. Figure 5(b) shows the change in the energy-band diagram after annealing at 300°C. The depletion layer width and height of the Schottky barrier is reduced considerably by the presence of the n<sup>+</sup>-GaAs layer, followed by

tunneling of carriers through the barrier. This results in the formation of an ohmic contact at 300°C. n<sup>+</sup>-GaAs is produced as follow: a thin metastable Pd<sub>X</sub>GaAs layer is formed at low temperature, as shown in Fig. 4(a), and excess Ge for the formation of PdGe causes it to decompose, resulting in regrowth of the Gedoped n<sup>+</sup>-GaAs layer[7].

When the contact is formed at the surface of the low-doped GaAs layer due to shallow penetration, as shown in Fig. 5(b), three resistance sources are produced between ohmic metals and the buried high-doped GaAs layer: resistance due to tunneling through the Schottky barrier (R<sub>t</sub>), resistance due to a high-low barrier (Rb), and resistance due to a low-doped GaAs layer (R<sub>1</sub>). The deep penetration to the highdoped GaAs layer, as shown in Fig. 5(c), eliminates the resistance due to the low-doped GaAs layer, resistance due to the low-doped GaAs layer, which allows the conduction band minimum to be lower than the Fermi level. This removes the high-low resistance. Thus, when the contact is formed directly on the buried high-doped GaAs layer, only tunneling resistance remains, which reduces contact resistance at 380°C. In addition, the formation of AuGa, as shown in Fig. 4, is also responsible for the low contact resistance obtained at 380°C. The formation of AuGa causes Ga vacancies in the GaAs substrate, which generates free electrons by the incorporation of Ge into the Ga vacancies. This reaction increases carrier concentration in the n<sup>+</sup>-GaAs layer. As shown in above formula, the increase of carrier concentration(N<sub>D</sub><sup>+</sup>), the reduction of contact resistance.

Therefore, the wide-process window of the hybrid ohmic contacts is attributed to the nonspiking Pd/Ge ohmic contact at low annealing temperature ( $\sim 300\,^{\circ}\text{C}$ ) and also production of an alloyed AuGe contact at high annealing temperature ( $\sim 400\,^{\circ}\text{C}$ ), resulting in hybrid ohmic contacts.

### IV. Conclusions

We have developed thermally stable, lowresistance hybrid Pd/Ge/Ti/Au ohmic contact with good uniformity to the high-low doped ntype GaAs. The lowest contact resistivity of 3.0  $\times 10^{-6}$   $\Omega$  cm<sup>2</sup> in a wide processing window, which was two times lower than that of Pd/Ge contact. The XRD, AES depth profile, and **XTEM** results showed that the good Pd/Ge/Ti/Au ohmic contact was due to formation of AuGa. The AuGa compound enhanced creation of more Ga vacancies, followed by incorporation of Ge into the Ga vacancies. This reaction increased carrier concentration at the GaAs/metal interface, followed by reduction of contact resistivity. In addition, formation of AuGa through fast indiffusion of Au toward GaAs substrate allowed the contact to be formed directly on the buried high-doped GaAs layer, which eliminated the resistance due to low-doped GaAs layer and the high-low resistance, with resulting further reduction of contact resistivity.

#### REFERENCES

[1] M. J. Howes and D. V. Morgan, Gallium Arsenide Materials, Devices, and Circuits,

- Chichester: Wiley, 1986.
- [2] N. Iwata, K. Inosako, and M. Kuzuhara, *IEEE MTT-S Digest*, pp. 1465-1468, 1993.
- [3] M. Maeda, M. Nishijima, H. Takehara, C. Adachi, H. Fujimoto, Y. Ota, and O. Ishikawa, GaAs IC Symp. Tech. Digest, Oct., pp. 53-56, 1993.
- [4] J.-L. Lee, H. Kim, J. K. Mun, H. G. Lee, and H. M. Park, *IEEE Electron Device Lett.*, vol. 15, pp. 324-326, 1994.
- [5] N. Baslau, J. Vac. Sci. Technol., vol. 19, pp. 803-807, 1981.
- [6] Y. C. Shih, M. Murakami, E. L. Wilkie, and A. C. Callerari, J. Appl. Phys., vol. 62, pp. 582-590, 1987.
- [7] E. D. Marshall, B. Zhang, L. C. Wang, P. F. Jiao, W. X. Chen, T. Sawada, S. S. Lau, K. L. Kavangh, and T. F. Kuech, J. Appl. Phys., vol. 62, pp. 942-947, 1987.
- [8] J. T. Lai and J. Y.-M. Lee, *Appl. Phys. Lett.*, vol. 64, pp. 229-231, 1994.
- [9] J.-L. Lee, D. Kim, S. J. Maeng, H. H. Park, J. Y. Kang, and Y. T. Lee, J. Appl. Phys., vol. 73, pp. 3539-3524, 1993.
- [10] T. C. Shen, G. B. Gao, and H. Morkoç, J. Vac. Sci. Technol., vol. B10, pp. 2113-2132, 1992.
- [11] L. S. Yu, L. C. Wang, E. D. Marshall, S. S. Lau, and T. F. Kuech, *J. Appl. Phys.*, vol. 65, pp. 1621-1625, 1989
- [12] E. H. Rhoderick and R. H. Williams: *Metal-Semiconductor Contacts*, 2nd ed. Oxford: Clarendon Press, 1988.