

Low-Temperature Si and SiGe Epitaxial Growth by Ultrahigh Vacuum Electron Cyclotron Resonance Chemical Vapor Deposition (UHV-ECRCVD)

Ki-Hyun Hwang, Sung-Jae Joo, Jin-Won Park, Euijoon Yoon, Seok-Hee Hwang*, Ki-Woong Whang*, and Young-June Park*

School of Materials Science & Engineering
Seoul National University
Seoul 151-742, Korea

* School of Electrical Engineering

Low-temperature epitaxial growth of Si and SiGe layers on Si is one of the important processes for the fabrication of the high-speed Si-based heterostructure devices such as heterojunction bipolar transistors. Low-temperature growth ensures the abrupt compositional and doping concentration profiles for future novel devices. Especially in SiGe epitaxy, low-temperature growth is a prerequisite for two-dimensional growth mode for the growth of thin, uniform layers. UHV-ECRCVD is a new growth technique for Si and SiGe epilayers and it is possible to grow epilayers at even lower temperatures than conventional CVD's. SiH_4 and GeH_4 and dopant gases are dissociated by an ECR plasma in an ultrahigh vacuum growth chamber. *In situ* hydrogen plasma cleaning of the Si native oxide before the epitaxial growth is successfully developed in UHV-ECRCVD.

Structural quality of the epilayers are examined by reflection high energy electron diffraction, transmission electron microscopy, Nomarski microscope and atomic force microscope. Device-quality Si and SiGe epilayers are successfully grown at temperatures lower than 600 °C after proper optimization of process parameters such as temperature, total pressure, partial pressures of input gases, plasma power, and substrate dc bias. Dopant incorporation and activation for B in Si and SiGe are studied by secondary ion mass spectrometry and spreading resistance profilometry. Silicon p-n homojunction diodes are fabricated from *in situ* doped Si layers. I-V characteristics of the diodes shows that the ideality factor is 1.2, implying that the low-temperature silicon epilayers grown by UHV-ECRCVD is truly of device-quality.

Low Temperature Si and SiGe Epitaxial Growth by Ultrahigh Vacuum Electron Cyclotron Resonance Chemical Vapor Deposition (UHV-ECR-CVD)

The 3rd Korea-Japan EMG Symposium
June 7, 1996

**Ki-Hyun Hwang, Sung-Jae Joo, Jin-Won Park, Euijoon Yoon,
Seok-Hee Hwang*, Jin-Yang Kim*, Ki-Woong Whang*, and
Young-June Park***
School of Materials Science & Engineering
Seoul National University
Seoul 151-742, Korea

*** School of Electrical Engineering**

Outline

- **Introduction**
 - Low temperature Si & SiGe epitaxy
 - In situ hydrogen plasma cleaning
- **Si & SiGe epitaxy by UHV-ECR-CVD**
 - process parameters
 - growth kinetics
 - defect morphology
 - critical thickness
 - in situ doping
- **Fabrication of a Si pn junction diode**
 - fabrication procedure
 - I-V characteristics
- **Conclusions**

Motivation

- **Abrupt Compositional & Doping Profiles**

- Reduced Thermal Diffusion
- Reduced Autodoping

- **Reduction of Thermally-Induced Defects**

- **Especially in Si/SiGe Heteroepitaxy**

- Layer-by-Layer Growth
- Strained Layer

- **Fabrication of Novel Devices**

- HBT, HEMT, RTD, Optoelectronic Devices, etc.

SiGe/Si Heterojunction Bipolar Transistor (HBT)




Fig. 1. Schematic cross section of the non-self-aligned bipolar structure with an epitaxial base.





Fig. 2. SIMS profile of a completed SiGe-base device. A base width of 45 nm was achieved.

G.L. Patton, J.H. Comfort, B.S. Meyerson, E. Crabbe, G.J. Scilla
E.D. Fressart, J.M.C. Stork, J.Y.-C. Sun, D.L. Harame, and J.N. Burghartz,
IEEE Electron Device Lett. 11, 171(1990)


UHV-ECR-CVD System



Effect of the Substrate DC Bias on *in situ* Hydrogen Plasma Cleaning

Surface Cleaning Condition:


**Substrate Temperature : 560 °C
Plasma Power : 100 W
Bobbin Current : 50 A
H₂ Flow Rate : 74 sccm
Exposure Time : 2 min**



High Resolution TEM of Defective Si Epilayer



HRTEM of Dislocation-free Si Epilayer by UHV-ECR-CVD



SiGe Heteroepitaxy by UHV-ECR CVD

- ***In situ* hydrogen plasma cleaning**
 - process parameters: temperature, substrate DC bias, magnet current, plasma power, total pressure, etc.
 - defect formation : ion flux and exposure time
 - RHEED, TEM, dilute Schimmel etching, AFM
- **Plasma deposition**
 - based on Si homoepitaxy condition:
440 °C, +100 V, 40 A, 50 W, 4 mTorr
 - source gases: SiH₄, GeH₄, H₂, B₂H₆
 - process parameters: temperature, substrate DC bias, magnet current, plasma power, total pressure, GeH₄/SiH₄
- **Characterization**
 - tools: TEM, RBS, SIMS, PL, Lifetime Measurement
 - crystallinity
 - growth kinetics
 - critical thickness
 - dopant incorporation

Change of defect morphology with growth parameters



(a) +100V, 50W, 40A, 22%,
410 Å



(b) +10V, 50W, 40A, 21%,
1994 Å




(c) +100V, 100W, 40A, 31%,
520 Å




(d) +100V, 50W, 45A, 31%,
1353 Å

Critical Thickness



XTEM Image of a Multilayer Structure

- 440°C, 10mTorr
- 5 periods




Si / Si_{0.9}Ge_{0.1}
5 period
Si : 700 Å
SiGe : 400 Å

**Effect of Process Parameters on
Rheological Properties and Crystallinity**


Result

Effect of Temperatures on *in-situ* B-doped Epi-layer Crystallinity

$P_T = 8\text{mTorr}$, $I_m = 40\text{A}$, microwave power= 50W
 $H_2 = 74\text{sccm}$, $\text{SiH}_4 = 1\text{sccm}$, $B_2H_6/H_2 = 9\text{sccm}$



440°C



470°C

Result

Effect of Microwave Power on *in-situ* B-doped Epi-layer Crystallinity


$P_T = 8 \text{ mTorr}$, $I_m = 40 \text{ A}$, $T_d = 470^\circ\text{C}$
 $H_2 = 74 \text{ sccm}$, $\text{SiH}_4 = 1 \text{ sccm}$, $B_2H_6/H_2 = 1 \sim 9 \text{ sccm}$



Result

Effect of Substrate DC Bias on *in-situ* B-doped Epi-layer Crystallinity


$P_T = 8 \text{ mTorr}$, $I_m = 40 \text{ A}$, $T_d = 510^\circ\text{C}$, Power = 50W
 $H_2 = 74 \text{ sccm}$, $\text{SiH}_4 = 2 \text{ sccm}$, $B_2H_6/H_2 = 14 \text{ sccm}$



Experiment


Electrical Properties of Infrared Coated Fibre

SIMS Depth Profile of *in-situ* B-doped Epi-layer and Electrical Activation of Boron by Annealing



Experiment

Experimental Procedure



Fabrication Process of p⁺n⁺ Mesa Diode

n⁺ buried layer (As, 80 keV, $1 \times 10^{15}/\text{cm}^2$)



$1 \times 10^{18}/\text{cm}^3$ B-doped Si epi-growth

As dep. and annealing (600°C , 2 hrs, vacuum)

$1 \times 10^{19}/\text{cm}^3$ B-doped Si epi-growth



Mesa etching (Cl₂ + He)



LTO deposition (PECVD TEOS)



1% Si Al sputter deposition




Alloy (450°C , FG, 30 min)


Structure of p⁺n⁺ Mesa Diode

$$L/\omega = 0.5/20 \mu m$$


1%Si-Al



Effect of Annealing on I-V Characteristics of p⁺n⁺ Diodes



Effect of Doping Conc. on I-V Characteristics of p⁺n⁺ Diodes



Conclusions

- Device-quality Si and SiGe epitaxial layers can be grown by UHV-ECRCVD with proper optimization of process parameters.
- In situ doping of B and As were studied, and it is possible to dope Si up to $1 \times 10^{19}/\text{cc}$ without defect generation.
- A Si pn junction diode was fabricated with the plasma-grown Si layers, and the ideality factor was 1.2.
- UHV-ECRCVD is a promising growth technique for the low-temperature, novel device fabrication.