제어로봇시스템학회:학술대회논문집
- 1990.10a
- /
- Pages.634-638
- /
- 1990
A study on the implementation of dataflow LSP
Dataflow 구조에 기초한 PLC용 LSP 구현에 관한 연구
Abstract
In this paper, the architecture of a dataflow logic solving processor for programmable logic controller is proposed. As the proposed DFLSP (dataflow logic solving processor) is designed based on the dataflow architecture, it has inherently concurrent processing and data synchronization capabilities. The proposed DFLSP is adequate for high speed programmable logic controllers and gets rid of data synchronization problem in hardware level. The performance of the proposed DFLSP is analyzed using computer simulations and prototype hardware. With single processing element, the logic solving time is 144 usec per 1K steps of logic program and with eight processing elements, the logic solving time is 23 usec per 1K steps of logic program with reasonable assumptions.
Keywords